**TI Designs: TIDA-01004**

**Automotive Camera Module Design With 1-MP Imager, Bayer Video Output, and Power Over Coax**

**Description**

This reference design is a high-speed serial video interface to connect a remote automotive camera module to a display or machine vision processing system. The design uses TI's FPD-Link III SerDes technology to transmit uncompressed megapixel video data, bidirectional control signals, and power-over-coax (POC) cable.

**Features**

- Space-Optimized Design Fits on Single PCB \(20 \times 20\) mm
- Power Supply Optimized for Small Size and High Efficiency
- 1-MP Image Sensor AR0140AT From ON Semiconductor Providing 10- or 12-Bit Raw Image Data
- Single Rosenberger Fakra Coax Connector for Digital Video, Power, Control, and Diagnostics
- Diagnostic and Built-in Self-Test (BIST) for ASIL B Applications
- Includes Design Considerations and BOM Analysis

**Applications**

- ADAS Vision Systems
- Surround View Systems
- Rear Camera

---

**Resources**

- **TIDA-01004** Camera Module Design Folder
- **DS90UB933-Q1** FPD-Link III Serializer Product Folder
- **TPS62170-Q1** Buck Converter Product Folder
- **TPS62231-Q1** Buck Converter Product Folder
- **TPS3808G18-Q1** Voltage Supervisor Product Folder

---

**An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.**
1 System Description

For many automotive safety systems, small cameras are required. This reference design addresses these needs by combining a 1-megapixel imager with a 1.9-Gbit/s serializer and providing the necessary power supply for both. All of this functionality is contained on a 20×20-mm circuit board. The only connection required by the system is a single 50-Ω coaxial cable.

A combined signal containing the DC power, the FPD-Link front and back channels enter the board through the FAKRA coax connector. The filter shown in Figure 1 blocks all of the high-speed content of the signal (without significant attenuation) while allowing the DC (power) portion of the signal to pass through inductor L5.

![Figure 1. FPD-Link III Signal Path](image)

The DC portion is connected to the input of the TPS62170 buck converter to output 2.9 V. The other 1.8-V rail required by the serializer and the imager are created by TPS62231 buck converter.

The high-frequency portion of the signal is connected directly to the serializer. This is the path that the video data and the control backchannel will take between the serializer and deserializer.

The output of the CMOS imager is connected through a parallel digital video port to the serializer. This 10-bit or 12-bit video data (with two sync signals) is converted to a single high-speed serial stream that is transmitted over a single LVDS pair to the deserializer located on the other end of the coax cable.

On the same coax cable, there is separate low latency bidirectional control channel that transmits control information from an I²C port. This control channel is independent of video blanking period. It is used by the system microprocessor to configure and control the imager.

1.1 Key System Specifications

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>COMMENTS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_in</td>
<td>Supply voltage</td>
<td>4</td>
<td>12</td>
<td>17</td>
<td>V</td>
</tr>
<tr>
<td>P_TOTAL</td>
<td>Total power consumption</td>
<td></td>
<td>0.6</td>
<td>1</td>
<td>W</td>
</tr>
<tr>
<td>F_PCLK</td>
<td>Pixel clock frequency</td>
<td></td>
<td>37.5</td>
<td>100</td>
<td>MHz</td>
</tr>
</tbody>
</table>

Table 1. Key System Specifications
2 System Overview

2.1 Block Diagram

![Camera Block Diagram]

Figure 2. Camera Block Diagram

2.2 Highlighted Products

This reference design uses the following TI products:

- **DS90UB933-Q1**: the serializer portion of a chipset that offers a FPD-Link III interface with a high-speed forward channel and a bidirectional control channel for data transmission over a single coaxial cable or differential pair. This chipset incorporates differential signaling on both the high-speed forward channel and bidirectional control channel data paths. The serializer and deserializer pair is targeted for connections between imagers and video processors in an electronic control unit (ECU).

- **TPS62170-Q1**: an automotive qualified step-down DC converter optimized for applications with high power density. A high switching frequency of typically 2.25 MHz allows the use of small inductors and provides fast transient response.

- **TPS62231-Q1**: an automotive qualified fixed-output voltage, 500-mA step-down DC converter. The high switching frequency of up to 3.8 MHz allows for small inductors and a fast transient response.

- **TPS3808G18-Q1**: a supply voltage supervisor that monitors supply voltage and keeps a device from powering on until a certain supply voltage threshold is reached. In this case, the supervisor keeps the PDB pin of the serializer in the low state until the supply reaches 1.67 V.

Find more information on each device and why they were chosen for this application in the following subsections.
2.2.1 AR0140AT Imager

Available from the ON semiconductor, this imager is a ¼-inch 1.0 megapixel, a CMOS imager with high dynamic range (HDR). It is suitable for automotive systems and can provide a 10-bit or 12-bit parallel output. Some additional features of the imager are:

- Supports image sizes: 1280×800 and 720p (16:9) images
- Low power consumption
- Requires two voltage rails (1.8 V and 2.8 V)
- Can be configured using an I²C-compatible two-wire serial interface

2.2.2 DS90UB933-Q1

Using a serializer to combine 12-bit video with a bidirectional control signal onto one coax or twisted pair greatly simplifies system complexity, cost, and cabling requirements. The parallel video input of the DS90UB933-Q1 mates well with the 12-bit parallel video output of the AR0140AT imager. Once combined with the filters for the POC, video, I²C control, diagnostics, and power can all be transmitted up to 15 meters on a single inexpensive coax cable. For more information on the cable itself, see the application report "Cable Requirements for the DS90UB913A and DS90UB914A."

2.2.3 TPS62170-Q1

To keep the camera small, the power supply must be small. The supply must also be power efficient while not adding measurable noise to the video from the imager. Often, these two requirements stand in opposition. A switching power supply is more efficient than a linear regulator, but it can add noise to the system.

Camera sensor circuits usually are sensitive to noise at frequencies below 1 MHz. To avoid interference with the AM radio band, staying above 2 MHz is desirable in automotive applications. This means that the TPS62170-Q1 switching regulator operating at 2.25 MHz meets both requirements. This high switching frequency also helps to reduce the size of the discrete components in the circuit.

2.2.4 TPS62231-Q1

This device is simpler to design with because it is a fixed-voltage step down converter. The TPS6223x series features a switching frequency of up to 3.8 MHz, which avoids the AM radio band.

One additional feature of the TPS62231-Q1 not available on the TPS62170-Q1 is a MODE pin. By pulling this pin up, PWM mode can be forced across the full load range. However, with the typical load current of this system, the PWM mode option would provide any benefits.

2.2.5 TPS3808G18-Q1

The PDB pin of the serializer allows the device to be held in a power-down mode until the voltages in the rest of the system have stabilized. It is important that the ID(X) and MODE pins, supply rails, and oscillator of the serializer are stable when the device comes out of the reset.

The supply voltage supervisor manages a safe power-on of the serializer by monitoring the 1.8-V supply voltage rail. This device holds the PDB pin of the serializer in the low state, preventing the serializer from turning on, until the 1.8-V supply voltage rail reaches a threshold voltage, about 1.67 V in this case. Once this threshold voltage is reached, there is a hard 20-ms delay until the supervisor releases the serializer from reset.
2.3 Design Considerations

The following subsections discuss the considerations behind the design of each subsection of the system.

2.3.1 PCB and Form Factor

This reference design was not intended to fit any particular form factor. The only goal of the design with regards to the PCB was to make as compact a solution as possible. The square portion of the board is 20 mm × 20 mm. The area near the board edge in the second image is reserved for attaching the optics housing that holds the lens.

Figure 3. PCB Top and Bottom Views
2.3.2 Power Supply Design

2.3.2.1 POC Filter

One of the most critical portions of a design that uses POC is the filter circuitry. The goal is twofold:
1. Deliver a clean DC supply to the input of the switching regulators, and
2. Protect the FPDLink communication channels from noise coupled backwards from the rest of the system

The DS90UB933/DS90UB934 SerDes devices used in this system communicate over two carrier frequencies, 1 GHz at full speed ("forward channel") and 2.5 MHz ("backchannel") determined by the deserializer device. The filter must attenuate this rather large band spanning both carriers, hoping to pass only DC. Luckily, by filtering the backchannel frequency, this reference design also filters the frequencies from the switching power supplies on the board.

The nominal backchannel speed is 2.5 MHz, but can vary from 1 MHz to 4 MHz when taking into account process variation, temperature, and power supply. To achieve the 1-kΩ impedance for the POC network across the full frequency range of 1 MHz to 1 GHz, it is recommended to use two inductors: a 4.7-µH inductor for high-frequency forward channel filtering, and a 100-µH inductor for low-frequency backchannel filtering. For more details, see the application report Sending Power Over Coax in DS90UB913A Designs. In addition, a 1-kΩ resistor is placed in parallel with both of these inductors. A 1-kΩ ferrite bead is also placed in series for extra filtering at the forward channel data rate.

![Figure 4. Power Over Coax](image-url)
2.3.2.2 Power Supply Considerations

Because this reference design is targeted at automotive applications, there are a few considerations that constrict design choices. In addition, there are few systems-level specifications that shaped the overall design:

- The total solution size needs to be minimized to meet size requirement of this design, which is less than 20 mm × 20 mm. This means choosing parts that integrate FETs, diodes, compensation networks, and feedback resistor dividers to eliminate external circuitry.
- To avoid interference with the AM radio band, all switching frequencies need to be greater than 1700 kHz or lower than 540 kHz. Lower switching frequencies are less desirable in this case because they require large inductors and can still produce harmonics in the AM band. For this reason, this reference design looks at higher frequency switchers.
- All devices need to be AEC Q100-Q1 rated.

Before choosing parts, know the input voltage range, rails needed, and current required by each rail. In this case, the input voltage is a pre-regulated 9-V supply coming in over coax. The range is discussed later, but this is the nominal value. This system has only two main devices that consume the majority of the power. The requirements for each supply on these devices are shown in Table 2:

### Table 2. Power Budget

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>VOLTAGE (V)</th>
<th>CURRENT (TYP) (A)</th>
<th>CURRENT (MAX) (A)</th>
<th>POWER (TYP) (W)</th>
<th>POWER (MAX) (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DS90UB933-Q1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VDDT</td>
<td>1.8</td>
<td>0.0610</td>
<td>0.080</td>
<td>0.1098</td>
<td>0.1440</td>
</tr>
<tr>
<td>VDDIO</td>
<td>1.8</td>
<td>0.0015</td>
<td>0.003</td>
<td>0.0027</td>
<td>0.0054</td>
</tr>
<tr>
<td>AR0140T</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VDD</td>
<td>1.8</td>
<td>0.1200</td>
<td>0.140</td>
<td>0.2160</td>
<td>0.2520</td>
</tr>
<tr>
<td>VDDIO</td>
<td>1.8</td>
<td>0.0180</td>
<td>0.025</td>
<td>0.0324</td>
<td>0.0450</td>
</tr>
<tr>
<td>VAA</td>
<td>2.8</td>
<td>0.0350</td>
<td>0.045</td>
<td>0.0980</td>
<td>0.1260</td>
</tr>
<tr>
<td>VAA_PIX</td>
<td>2.8</td>
<td>0.0030</td>
<td>0.004</td>
<td>0.0084</td>
<td>0.0112</td>
</tr>
<tr>
<td>VDD_PLL</td>
<td>2.8</td>
<td>0.0060</td>
<td>0.008</td>
<td>0.0168</td>
<td>0.0224</td>
</tr>
<tr>
<td>RAIL TOTAL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.8-V rail</td>
<td>1.8</td>
<td>0.2005</td>
<td>0.248</td>
<td>0.3609</td>
<td>0.4464</td>
</tr>
<tr>
<td>2.8-V rail</td>
<td>2.8</td>
<td>0.0440</td>
<td>0.057</td>
<td>0.1232</td>
<td>0.1596</td>
</tr>
<tr>
<td>OVERALL TOTAL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.2445</td>
<td>0.305</td>
<td>0.4841</td>
<td>0.6060</td>
</tr>
</tbody>
</table>

Summing these values, the 1.8-V rail requires 248 mA and the 2.8-V requires 57 mA. If choosing to cascade these power supplies, then the 2.8-V regulator will actually need to source the current for the 1.8-V rail as well. This neglects the consumption of passive components, oscillator, IC quiescent currents, and so on, but this is a good ballpark number.

Because the input and output voltages, output current requirements, and total wattage consumption are known, calculate what the input currents will look like with Equation 1:

\[
P_{\text{OUT}} = P_{\text{IN}} = I_{\text{IN}} \times V_{\text{IN}} \rightarrow 606 \text{ mW} = I_{\text{IN}} \times 9 \text{ V} \rightarrow I_{\text{IN}} = 67.33 \text{ mA (max)}
\]

These numbers give a good starting point for selecting the parts and topology for the regulators as well as inductor selections later on. However, this does not take into account the efficiencies of the power supplies.

As previously mentioned, the parts in the power supply need to be Q100 rated, switch outside the AM band, and satisfy the voltage and current requirements as listed. Because the input voltage is a regulated voltage that will always be greater than any of the power rail needs, only choose from step-down converters and LDOs.
The key feature of the system is the small size, so integration of external circuitry is a high priority. Integrating FETs, compensation networks, and sometimes feedback, can significantly reduce total solution size. Many buck regulators integrate everything but the input/output caps and the inductor into very small packages. High integration also loses a lot of efficiency across different operating points. However, this reference design sacrifices some efficiency for size and simplicity reasons.

Ultimately, two device families are good candidates, the TPS621x0 (TPS62170 for the 2.9-V rail), TPS621x1 (possibly the TPS62171 as an option for the 1.8-V rail), and TPS6223x (TPS62231 is the fixed 1.8-V option).

Because there are only two rails, this reference design could have either a parallel topology (both rails being fed by the input voltage) or a cascaded topology (one rail is fed by the input voltage, and then feeds the second rail). This design guide presents a few sample options, including buck regulator only (which is what the final design uses), buck+LDO, and LDO-only solutions.

Clearly the largest trade-off with using LDOs is that the efficiency drops significantly, raising the total power draw to over 1 W. This reference design is a lower-power design; however, in some situations a designer may sacrifice the efficiency to avoid the inherent noise and EMI issues associated with switching power supplies.

Another decision to make is parallel versus cascaded topologies. In this case, the parallel topology is actually the most efficient. However, it presents a few problems, especially in the case of the TPS62170+TPS62171 parallel combination. The first issue is that the TPS62170 would be running in discontinuous mode, which could potentially introduce noise into the system that is different from the typical switching frequency. The second issue is that the design now has two different regulators introducing noise backwards to the input. Because they have similar switching frequencies, this could cause low-frequency beat frequencies that are very difficult to filter out. This reference design sacrifices efficiency to avoid these possible issues.

Ultimately, this reference design uses the TPS62170 and TPS62231 cascaded topology. It is significantly more efficient than designs using LDOs, although not the most efficient design available. However, it is lower in cost than the more efficient options. Functionally, the cascaded topology means that the output current is sufficient such that neither device will operate in discontinuous mode, allowing better predictions and control of the switching noise produced by the devices, and operate with better efficiency.

Component selection and design theory can be found in the Application Information section of the device data sheet.™
2.3.2.2.1 Choosing the Output Inductor

As mentioned in Section 2.3.2.2, the switching frequency of the converter must remain above 2 MHz. This means that the converter must always operate in continuous mode. Because input voltage and output voltage are fixed and the output current is almost constant and can be predicted easily, the minimum inductance, L, for the converter to operate with continuous inductor current can be calculated using Equation 2:

\[
L = \frac{V_{OUT} (V_{IN} - V_{OUT})}{2 \times V_{IN} \times I_{OUT} \times f} = \frac{2.9 \text{ V} (14 \text{ V} - 2.9 \text{ V})}{2 \times 14 \text{ V} \times 0.2445 \text{ A} \times 2.1 \text{ MHz}} = 2.24 \text{ µH}
\]

(2)

Because 2.24 µH is just above a standard 2.2-µH inductor value, the next higher value of 3.3 µH is chosen.

2.3.2.2.2 Choosing the Output Capacitor

Because the device is internally compensated, it is only stable for certain component values in the LC output filter. The application note Optimizing the TPS62130/40/50/60/70 Output Filter Application Report has the chart of stable values shown in Table 3. The value 3.3 µH is on this chart and with these recommended values, this reference design uses a 22-µF output capacitor and remains in the stable region of effective corner frequencies.

### Table 3. Stability versus Effective LC Corner Frequency

<table>
<thead>
<tr>
<th>NOMINAL INDUCTANCE VALUE</th>
<th>NOMINAL CERAMIC CAPACITANCE VALUE (EFFECTIVE = ½ NOMINAL)</th>
<th>EFFECTIVE CORNER FREQUENCIES (kHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.47 µH</td>
<td>151.4  103.8  70.0  47.9  32.8  23.2  16.4  11.6  8.2</td>
<td></td>
</tr>
<tr>
<td>1.00 µH</td>
<td>103.8  71.2  48.0  32.8  22.5  15.9  11.3  8.0  5.6</td>
<td></td>
</tr>
<tr>
<td>2.2 µH</td>
<td>70.0  48.0  32.4  22.1  15.2  10.7  7.6  5.4  3.8</td>
<td></td>
</tr>
<tr>
<td>3.3 µH</td>
<td>57.2  39.2  26.4  18.1  12.4  8.8  6.2  4.4  3.1</td>
<td></td>
</tr>
<tr>
<td>4.7 µH</td>
<td>47.9  32.8  22.1  15.1  10.4  7.3  5.2  3.7  2.6</td>
<td></td>
</tr>
<tr>
<td>10.0 µH</td>
<td>32.8  22.5  15.2  10.4  7.1  5.0  3.6  2.5  1.8</td>
<td></td>
</tr>
</tbody>
</table>

Recommended for TPS6213x/TPS6214x/TPS6215x/TPS6216x/TPS6217x
Recommended for TPS6213x/TPS6214x/TPS6215x only
Stable without Cff (within recommended LC corner frequency range)
Stable without Cff (outside recommended LC corner frequency range)
Unstable

With the inductance value chosen, the design now needs an inductor with a proper saturation current. This is going to be the combination of the steady-state supply current as well as the inductor ripple current. The current rating needs to be sufficiently high but minimized as much as possible to reduce the physical size of the inductor. Calculate the inductor ripple current (from TPS6217x-Q1 3-V to 17-V 0.5-A Step-Down Converters with DCS-Control™) using Equation 3:

\[
\Delta I_L = V_{OUT} \times \left( \frac{1 - V_{OUT}}{V_{IN}} \right) \times \frac{1}{L \times f_{SW}}
\]

(3)

The parameters for this reference design using the TPS62170 are:

- \( V_{OUT} = 2.9 \text{ V} \)
- \( V_{IN} = 14 \text{ V} \)
- \( L = 3.3 \text{ µH} \)
- \( f_{SW} = 2.25 \text{ MHz} \)
which yields an inductor current of $\Delta I_L = 310$ mA. The maximum current draw of the system through this regulator is 305 mA. Finally, Equation 4 gives the minimum saturation:

$$L_{SAT} \geq \left( I_{MAX} + \frac{I_{RIPPLE}}{2} \right) \times 1.2 = \left( 305 \text{ mA} + \frac{310 \text{ mA}}{2} \right) \times 1.2 = 410 \text{ mA}$$

(4)

This reference design uses a Coilcraft® XPL2010-332MLB, which has a saturation current of 700 mA and with a 20% drop in inductance. This part comes in a very small 1.9×2.0-mm package.

The output voltage is determined by the resistor divider to the feedback pin. Equation 5 calculates the output voltage, which is aimed for 3.3 $V_{OUT}$, but it needs to work with readily available resistor values:

$$R1 = R2 \times \left( \frac{V_{OUT}}{V_{REF}} - 1 \right) \rightarrow V_{OUT} = \left( \frac{R1}{R2} + 1 \right) \times V_{REF} = \left( \frac{261 k\Omega}{100 k\Omega} + 1 \right) \times 0.8 \text{ V} = 2.89 \text{ V}$$

(5)

This result gives a close enough output voltage to the desired 2.9 V. For improved accuracy, all FB resistor dividers must use components with 1% or better tolerance.

2.3.2.3 TPS62231-Q1

This device is easier to design with than the TPS62170 because it is a simpler, fixed voltage device. However, the considerations are quite similar. Following the same procedure as the TPS62170, select the output LC filter for this supply. This converter is stable with a 1-µH or 2.2-µH inductor and a 4.7-µF capacitor. The larger inductance is chosen in this case in part to reduce ripple current (important for keeping the regulator in continuous mode), but also to use the same inductor for both regulators, reducing the unique BOM count. The previous equations can be used to find a minimum $L_{SAT}$ of 360 mA, which the inductor covers easily.

The only additional feature of this device not present on the TPS62170 is the mode select pin. Pulling this pin up forces PWM mode. With a typical load current, the PFM/PWM mode option would not provide additional efficiency benefits.
3 Hardware, Testing Requirements, and Test Results

3.1 Required Hardware

This reference design needs only one connection to a system with a compatible deserializer over the FAKRA connector as shown in Figure 6.

![Figure 6. Getting Started With Board](image)

3.1.1 Video Output Hardware Setup

The setup for testing video output on this camera module design is displayed in Figure 7. The design includes a DS90UB933, which connects over POC to a DS90UB934EVM. The DS90UB934EVM is connected to a Demo3 evaluation board from OnSemi through an MSB aligned adapter board so that the AR0140AT can communicate to DevWare X software. Tuning the video output characteristics for the AR0140AT imager can be done from DevWare X software over the I2C backchannel. In addition to the main setup of the video data signal chain, an Aardvark I2C adapter is used to run initialization scripts on the deserializer, serializer, and imager before DevWare X programs the sensor.

![Figure 7. Block Diagram of Video Output Setup](image)
3.1.2 FPD-Link III I²C Initialization

With the setup in Figure 7 connected, the DS90UB934EVM is supplied a 12-V supply, which powers the DS90UB934 and also the POC to provide input power to the TIDA-01004. Now that the AR0140AT, DS90UB933, and DS90UB934 have power, the initialization can begin. By connecting the SCL, SDA, and GND pins from the Aardvark I²C adapter to the J4 I²C header on the DS90UB934, the FPD-Link III signal chain can be set up. The writes to initialize the link are as follows:

- **Deserializer slave I²C address 0x60 (8-bit) or 0x30 (7-bit):**
  - Register 0x4C with 0x01: Enables write enable for Port 0
  - Register 0x58 with 0x58: I²C passthrough enabled
  - Register 0x5C with 0xB0: Sets serializer Alias to B0
  - Register 0x5D with 0x20: Sets slave ID for imager to 20
  - Register 0x65 with 0x20: Sets slave alias for imager to 20
  - Register 0x6D with 0x7E: Configures port to coax mode and FPD III to raw 12 HF mode

- **Serializer slave I²C address 0xB0 (8-bit) or 0x58 (7-bit on Aardvark):**
  - Register 0x0D with 0x99: Sets GPO0/1 on serializer, disables remote deserializer control

3.1.3 AR0140AT Initialization

Once the FPD-Link III setup is done, DevWare X can now be loaded to begin AR0140AT configuration and video transmission. When DevWare X is loaded, select the AR0140AT-REV2.xsdat sensor data file. After the sensor data file is loaded, at the startup wizard screen click **Finish** and then select **Parallel** (default: HDR 720p60fps). Next, click **Presets** at the top left and load the initialization file for the TIDA-01004.

Lastly, before streaming video, ensure that exposure and white balance are adjusted for best picture quality. This can be done in the **Control** menu at top left. Under the **Control** menu, go to the **Exposure** section and check the **Software Auto Exposure** box. In the **White Balance** section, check the box for **Software White Balance and Color Correction (CCM)** and the button **Automatic WB**. At this point, click **play in DevWare to see video output from the TIDA-01004. Video quality can also be improved by focusing the lens.**
3.2 Testing and Results

3.2.1 Characterization Test Setup

For the following tests to verify power supply and I^2C communication, the camera was connected to a multiple camera surround view system (see Figure 8).

Figure 8. Block Diagram of Simplified Surround View

3.2.1.1 Power Supplies Startup

Figure 9 shows the probe setup to measure the power sequence turn and ripple for the 12-V input from POC, 2.9-V input for imager, and 1.8-V input for the imager and serializer.

Figure 9. Measuring All Power Supplies
3.2.1.2 Power Supply Startup—1.8-V Rail and Serializer PDB Setup

For the serializer to be initialized after the 1.8-V power supply comes up, the TPS3808G01 is configured as shown in Figure 10 to ensure PDB pin comes up with a delay.

![Figure 10. PDB Startup Delay Circuitry](image)

3.2.1.3 Setup for Verifying I\(^2\)C Communications

For this test, a logic analyzer with I\(^2\)C decode is used to monitor the I\(^2\)C traffic on the buses. The two buses of interest are:
1. I\(^2\)C connection from serializer to imager (shown as I2C_camera)
2. I\(^2\)C connection from microprocessor to deserializer (shown as I2C_uC)

Make connections to both the clock and data lines of each bus as shown in Figure 11.

![Figure 11. Setup for Monitoring I\(^2\)C Transactions](image)
3.2.2 Characterization Test Data

The following sections show the test data from verifying the functionality of the camera design.

3.2.2.1 Power Supplies Startup

Power startup behavior for the input power supply, 2.8-V, and 1.8-V system supplies are shown in Figure 12. The startup sequence shows that when the 12-V input reaches minimum input turnon voltage for the TPS62170, the 2.8-V starts turning on. The same behavior is exhibited for the 1.8-V input, which starts turning on when 2.8 V has reached a high enough voltage to pull up the 1.8-V enable.

Figure 12. Power Supplies Startup
3.2.2.2 **Power Supply Startup—1.8-V Rail and PDB**

The only startup requirement is that the PDB pin of the serializer remains low until the supply rails of the system stabilize at their final voltages. The power supply startup is shown in Figure 13.

![Figure 13. Serializer Power-up Sequence](image)

**NOTE:** Channel 1 (blue) 1.8 V; Channel 2 (red) PDB

Figure 13 shows that PDB comes up roughly 20 ms after the 1.8-V rail has stabilized. This 20-ms delay is due to having the CT pin of the TPS3808G18 floating. If less delay is needed for the serializer to come out of reset after 1.8 V has reached regulation, the TPS3808 allows for adjustable delay with a capacitor tied from the CT pin to ground.
3.2.2.3 \textit{I}_2\text{C} Communications

Now that the power supplies are up and running, the \textit{I}_2\text{C} communication between the processor and AR0140AT over the FPD-Link III backchannel can be confirmed. Figure 14 shows the initial \textit{I}_2\text{C} communication from the Demo3 board to the AR0140AT on the reference design when the sensor data file is loaded. This communication occurs after all the deserializer and serializer initialization is complete and the Demo3 microprocessor writes to the AR0140AT to get the imager ready for video output.

![Figure 14. \textit{I}_2\text{C} Transactions](image)

The top box labeled "\textit{I}_2\text{C} transactions at Processor" is measured at the deserializer side between the host microprocessor and the DS90UB934. The write is to the imager, which is at slave alias address 0x20. The write to the imager is for its register 0x30 with data 0x36.

The bottom box labeled "\textit{I}_2\text{C} transactions at Camera" is measured on the TIDA-01004 on the SCL and SDA lines connecting the DS90UB933 and the AR0140AT. This box shows that the write measured at the deserializer is writing across the FPD-Link III connection and being successfully written to the imager on the camera module.

By acknowledging the \textit{I}_2\text{C} write, the imager has confirmed that it is present and alive. Reading the status registers can confirm the status of the imager as well as verify that the correct imager was installed during assembly.
4  Design Files

4.1  Schematics
To download the schematics, see the design files at TIDA-01004.

4.2  Bill of Materials
To download the bill of materials (BOM), see the design files at TIDA-01004.

4.3  PCB Layout Recommendations

4.3.1  Switching DC/DC Converters
During part placement and routing, it is helpful to always consider the path current will be taking through the circuit. The green line in Figure 15 shows the current path from the coax in through the POC filter, inductor L5, and capacitors C1 and C2, and then out to the ferrite bead, L1, input capacitor, Cin1, to U1, or the TPS62170-Q1. The yellow line follows the 2.8-V output of the switcher to the output inductor L2 and output capacitor Cout1. Any return currents from the input capacitor Cin1 or the output capacitor Cout1 are joined together at the top left of U1 before they are connected to the ground plane, as shown inside the blue lines. This reduces the amount of return currents, and thereby, voltage gradients in the ground plane. This reduction may not be noticeable in the performance of the converter, but it reduces its coupled noise into other devices.

![Figure 15. Routing FB Traces Around SW Nodes](image-url)
4.3.2 PCB Layer Stackup Recommendations

The following are PCB layer stackup recommendations. Because automotive is the target space, there are a few extra measures and considerations to take, especially when dealing with high-speed signals and small PCBs:

- Use at least a four-layer board with a power and ground plane. Locate LVCMOS signals away from the differential lines to prevent coupling from the LVCMOS lines to the differential lines.
- If using a four-layer board, layer 2 must be a ground plane. Because most of the components and switching currents are on the top layer, this reduces the inductive effect of the vias when currents are returned through the plane.
- An additional two layers were used in this board to simplify BGA fan out and routing. Figure 16 shows the stackup used in this board:

![Figure 16. Layer Stackup](image-url)
4.3.3 Serializer Layout Recommendations

Decoupling capacitors need to be located very close to the supply pin on the serializer. Again, this requires that the user consider the path of the supply current and the return current. Keeping the loop area of this connection small reduces the parasitic inductance associated with the connection of the capacitor. Due to space constraints, ideal placement is not always possible. Smaller value capacitors that provide higher frequency decoupling must be placed closest to the device.

Figure 17 shows the supply current from C18 in yellow. The green line is the return path. The cross sectional area of this loop is very small. A similar sketch for C16 or C17 would show a larger loop.

Figure 17. Decoupling Current Loop
For this application, a single-ended impedance of 50 Ω is required for the coax interconnect. Whenever possible, this connection must also be kept short. The routing of the high-speed serial line is shown in Figure 18. It is highlighted by the yellow line. The total length of the yellow line is about ½ inch.

Figure 18. High-Speed Serial Trace

4.3.4 Layout Prints
To download the layer plots, see the design files at TIDA-01004.

4.4 Altium Project
To download the Altium project files, see the design files at TIDA-01004.

4.5 Gerber Files
To download the Gerber files, see the design files at TIDA-01004.
5 Related Documentation
1. Texas Instruments, DS90UB933-Q1 FPD-Link III Serializer for 1-MP/60-fps Cameras 10/12 Bits, 100 MHz Data Sheet
2. Texas Instruments, TPS6217x-Q1 3-V to 17-V 0.5-A Step-Down Converters with DCS-Control™ Data Sheet
3. Texas Instruments, 3-MHz Ultrasmall Stepdown Converter in 1x1.5 SON Package Data Sheet
4. Texas Instruments, Sending Power Over Coax in DS90UB913A Designs Application Report
5. Texas Instruments, Cable Requirements for the DS90UB913A and DS90UB914A Application Report
6. Texas Instruments, Optimizing the TPS62130/40/50/60/70 Output Filter Application Report

5.1 Trademarks
E2E, DCS-Control are trademarks of Texas Instruments.
Coilcraft is a registered trademark of Coilcraft, Inc.
All other trademarks are the property of their respective owners.
**Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<table>
<thead>
<tr>
<th>Changes from Original (May 2017) to A Revision</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Changed structure to fit current template</td>
<td>1</td>
</tr>
<tr>
<td>• Updated Figure 1: FPD-Link III Signal Path</td>
<td>2</td>
</tr>
<tr>
<td>• Updated Figure 3: PCB Top and Bottom Views</td>
<td>5</td>
</tr>
<tr>
<td>• Changed backchannel carrier frequency from between 2 and 4 MHz to 2.5 MHz</td>
<td>6</td>
</tr>
<tr>
<td>• Updated Figure 15: Routing FB Traces Around SW Nodes</td>
<td>18</td>
</tr>
<tr>
<td>• Updated Figure 16: Layer Stackup</td>
<td>19</td>
</tr>
<tr>
<td>• Updated Figure 17: Decoupling Current Loop</td>
<td>20</td>
</tr>
<tr>
<td>• Updated Figure 18: High-Speed Serial Trace</td>
<td>21</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT. AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include, without limitation, TI's standard terms for semiconductor products [http://www.ti.com/sc/docs/stdterms.htm], evaluation modules, and samples [http://www.ti.com/sc/docs/sampterms.htm].

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated