**TI Designs: TIDA-01013**

**Low-Power, Low-Noise, 24-Bit Analog Front-End Reference Design for DAQ and Wireless Sensor IoT Systems**

**Description**

This analog front-end reference design features a complete low-power and low-noise analog front-end (AFE) solution for wireless sensor IoT applications. Pairing TI’s single-ended OPA191 buffers with the THS4451 fully-differential op-amp, a low-power, low-noise solution is able to drive the high-precision 24-bit ADS127L01 ADC in Very-Low-Power (VLP) Mode. The TIDA-01013 AFE and ADC system delivers 104 dB of signal-to-noise ratio (SNR) while consuming only 41 mW of power.

**Features**

- Low-Power, Low-Noise, AFE Design for 24-Bit Delta-Sigma ADC DAQ Systems
- Up to ±10-V Input Signal
- SNR: 104 dB
- ENOB: 19.1 Bits
- Power Consumption: 41 mW
- AFE Output-Referenced Integrated Noise: 2.6 μV_RMS_

**Applications**

- Data Acquisition (DAQ)
- Field Instrumentation
- Automatic Test Equipment
- Internet of Things (IoT)
- Sensors
- Smart Factories

**Resources**

- TIDA-01013 Design Folder
- ADS127L01 Product Folder
- THS4551 Product Folder
- OPA191 Product Folder
- REF6030 Product Folder
- TPS560200 Product Folder
- LMR23610, LMK00804 Product Folder
- TPS79101, TPS79133 Product Folder
- TPS73118, TPS7A3001 Product Folder
- ADS127L01 EVM Product Folder

---

ASK Our E2E Experts

Copyright © 2017, Texas Instruments Incorporated
1 System Description

The need for lower power, lower noise analog front ends (AFE) is becoming increasingly important in many applications today, such as data acquisition systems (DAQs), field instrumentation, Internet of Things (IoT), and automatic test equipment. In many cases, this need is highlighted by the advent of very high-resolution, low-noise, and low-power analog-to-digital converters (ADCs) like TI's 24-bit ADS127L01 Delta-Sigma ADC. These ADCs also need complimentary low-power, low-noise AFES to support them. These new system solutions allow system designers to integrate a higher number of channels in data acquisition, wireless metering, and field instrumentation systems. The improved ADC and AFE design solutions also better support and improve numerous power sensitive IoT applications. This reference design demonstrates a complete low-power, low-noise AFE and ADC solution designed to support the power sensitive applications.

1.1 Key System Level Specifications

Table 1. Key System Level Specifications

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>TARGET SPECIFICATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input range</td>
<td>—</td>
<td>±10 V fully-differential</td>
</tr>
<tr>
<td>Resolution</td>
<td>—</td>
<td>24 bits</td>
</tr>
<tr>
<td>ENOB</td>
<td>—</td>
<td>&gt; 19 bits</td>
</tr>
<tr>
<td>System SNR</td>
<td>$R_i = 3.4 , \text{k}\Omega$</td>
<td>104 dB</td>
</tr>
<tr>
<td>System THD</td>
<td>$R_i = 3.4 , \text{k}\Omega$</td>
<td>80 dB</td>
</tr>
<tr>
<td>System power</td>
<td>AFE, ADC, voltage reference</td>
<td>41 mW</td>
</tr>
<tr>
<td>OPA191 buffer power</td>
<td>±10-V, 30-kHz input signal</td>
<td>&lt; 13 mW</td>
</tr>
<tr>
<td>THS4551 FDA power</td>
<td>±10-V, 30-kHz input signal</td>
<td>&lt; 10 mW</td>
</tr>
<tr>
<td>ADS127L01 power</td>
<td>125-kHz sampling frequency, VLP mode</td>
<td>&lt; 16 mW</td>
</tr>
</tbody>
</table>

An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.
2 System Overview

2.1 Block Diagram

Figure 1. TIDA-01013 Block Diagram
2.2 **Highlighted Products**

This section covers the devices used in the TIDA-01013 reference design. For more information on each of these devices, see their respective product folders at [Ti.com](http://www.ti.com).

### 2.2.1 OPA191

The OPA191 series of JFET op-amps is a new generation of 36-V, e-trim™ op amps. These devices offer outstanding DC precision and AC performance, including rail-to-rail input/output, low-offset voltage (±5 μV, typical), low-offset drift (±0.2 μV/°C, typical), and 2-MHz bandwidth. The OPA191 also has a low broadband noise of 15 nV/√ Hz at 1 kHz. Unique features such as differential input-voltage range to the supply rail, high-output current (±65 mA), high-capacitive load drive of up to 1 nF, and high slew rate (5 V/μs) make the OPA191 a robust, high-performance op-amp for high-voltage industrial applications.

Find the full device features and specifications at the [OPA191 product folder](http://www.ti.com).

### 2.2.2 THS4551

The THS4551 fully differential amplifier offers an easy interface from single-ended sources to the differential output required by high-precision ADCs. Designed for exceptional DC accuracy, low noise, and robust capacitive load driving, this device is well-suited for DAQs where high precision is required along with the best SNR and spurious-free dynamic range (SFDR) through the amplifier and ADC combination.

The THS4551 features the negative rail input required when interfacing a DC-coupled, ground-centered, source signal to a single-supply differential input ADC. Very low DC error and drift terms support the emerging precision 16- to 24-bit delta-sigma ADC input requirements. A wide-range output common-mode control supports the ADC running from 1.8- to 5-V supplies with ADC common-mode input requirements from 0.7 V to greater than 3.0 V.

Find the full device features and specifications at the [THS4551 product folder](http://www.ti.com).

### 2.2.3 ADS127L01

![Figure 2. ADS127L01 Block Diagram](http://www.ti.com)

The ADS127L01 is a 24-bit, delta-sigma (ΔΣ), ADC with data rates up to 512 kSPS. This device offers a unique combination of excellent DC accuracy and outstanding AC performance. The high-order, chopper-stabilized modulator achieves very low drift with low in-band noise. The integrated decimation filter suppresses modulator out-of-band noise. In addition to a low-latency filter, the ADS127L01 provides multiple wideband filters with less than ±0.00004 dB of ripple and an option for −116-dB stop-band attenuation at the Nyquist rate.
A variety of operating modes allow for optimization of speed, resolution, and power. A programmable serial interface with one of three options (SPI, frame-sync slave, or frame-sync master) provides convenient interfacing across isolation barriers to microcontrollers or digital signal processors (DSPs).

Find the full device features and specifications at the ADS127L01 product folder.

### 2.2.4 REF6030

The REF6030 voltage reference has an integrated low-output impedance buffer that enables the user to directly drive the REF pin of precision data converters while preserving linearity, distortion, and noise performance. Both precision SAR and delta-sigma ADCs switch sampling capacitors onto the reference input pin during the conversion process. To support this dynamic load, the output of the voltage reference must be buffered with a low-output impedance, high-bandwidth buffer. The REF6030 device is well-suited, but not limited, to drive the reference input pin of the ADS88xx family of SAR ADCs, ADS127xx family of delta-sigma ADCs, as well as digital-to-analog converters (DACs).

The REF6030 voltage reference is able to maintain an output voltage within 1 LSB for an 18-bit converter with minimal voltage droop. This feature is useful in burst-mode, event-triggered, equivalent-time sampling, and variable-sampling-rate DAQ systems. The REF60xx variants of the REF6000 family specify a maximum temperature drift of just 5 ppm/°C and initial accuracy of 0.05% for both the voltage reference and the low-output impedance buffer combined.

Find the full device features and specifications at the REF6030 product folder.

### 2.2.5 LMR23610

The LMR23610 SIMPLE SWITCHER® is an easy-to-use, 36-V, 1-A synchronous step-down regulator. With a wide input range from 4.5 to 36 V, it is suitable for various applications from industrial to automotive for power conditioning from unregulated sources. Peak current mode control is employed to achieve simple control loop compensation and cycle-by-cycle current limiting. A quiescent current of 75 μA makes it suitable for battery powered systems. An ultra-low 2-μA shutdown current can further prolong battery life. Internal loop compensation means that the user is free from the tedious task of loop compensation design. This compensation also minimizes the external components. An extended family is available in 2.5-A (LMR23625) and 3-A (LMR23630) load current options in pin-to-pin compatible packages. A precision enable input simplifies regulator control and system power sequencing. Protection features include cycle-by-cycle current limit, hiccup mode short-circuit protection, and thermal shutdown due to excessive power dissipation.

Find the full device features and specifications at the LMR23610 product folder.

### 2.2.6 TPS7A3001

The TPS7A3001 is a negative, high-voltage (–36 V), ultra-low-noise (15.1 μV RMS, 72-dB PSRR) linear regulator capable of sourcing a maximum load of 200 mA.

These linear regulators include a CMOS logic-level-compatible enable pin and capacitor-programmable soft-start function that allows for customized power-management schemes. Other features available include built-in current limit and thermal shutdown protection to safeguard the device and system during fault conditions.

The TPS7A3001 is designed using bipolar technology, and is ideal for high-accuracy, high-precision instrumentation applications where clean voltage rails are critical to maximize system performance. This design makes it an excellent choice to power operational amplifiers, ADCs, DACs, and other high-performance analog circuitry.

In addition, the TPS7A3001 of linear regulators is suitable for post DC/DC converter regulation. By filtering out the output voltage ripple inherent to DC/DC switching conversion, maximum system performance is provided in sensitive instrumentation, test and measurement, audio, and RF applications.

Find the full device features and specifications at the TPS7A3001 product folder.
2.2.7 TPS560200

The TPS560200 is an 17-V, 500-mA, low-\(I_o\), adaptive on-time, D-CAP2™ mode, synchronous monolithic buck converter with integrated MOSFETs in easy-to-use 5-pin SOT-23 package.

The TPS560200 lets system designers complete the suite of various end-equipment power bus regulators with a cost-effective, low-component count, and low-standby current solution. The main control loop for the device uses the D-CAP2 mode control that provides a fast transient response with no external compensation components. The adaptive on-time control supports seamless transition between PWM mode at higher load conditions and advanced Eco-Mode operation at light loads.

The TPS560200 also has a proprietary circuit that enables the device to adopt to both low equivalent series resistance (ESR) output capacitors, such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors. The device operates from a 4.5- to 17-V input (\(V_{\text{IN}}\)). The output voltage can be programmed between 0.8 V and 6.5 V. The device also features a fixed 2-ms soft-start time. The device is available in the 5-pin SOT-23 package.

Find the full device features and specifications at the TPS560200 product folder.

2.2.8 TPS79133

The TPS79133 is a low-dropout (LDO), low-power, linear voltage regulator that features high power supply rejection ratio (PSRR), ultra-low-noise, fast start-up, and excellent line and load transient responses in a small outline, SOT-23 package. This device is stable, with a small 1-mF ceramic capacitor on the output. The TPS79133 uses an advanced, proprietary BiCMOS fabrication process to yield extremely low dropout voltages. This device has a fast start-up time (approximately 63 ms with a 0.001-mF bypass capacitor) while consuming very low quiescent current (170 mA typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1 mA. Applications with analog components that are noise sensitive, such as portable RF electronics, benefit from the high-PSRR and low-noise features as well as the fast response time.

Find the full device features and specifications at the TPS791 product folder.
2.2.9 TPS73118

The TPS73118 LDO linear voltage regulator uses a new topology: an NMOS pass element in a voltage-follower configuration. This topology is stable using output capacitors with low equivalent series resistance (ESR), and even allows operation without a capacitor. The device also provides high reverse blockage (low reverse current) and ground pin current that is nearly constant over all values of output current.

The TPS73118 uses an advanced BiCMOS process to yield high precision while delivering very LDO voltages and low ground pin current. When not enabled, current consumption is less than 1 μA and ideal for portable applications. The extremely low-output noise (30 μV<sub>RMS</sub> with 0.1-μF CNR) is ideal for powering VCOs. These devices are protected by thermal shutdown and foldback current limit.

Find the full device features and specifications at the TPS731 product folder.

2.2.10 LMK00804B

The LMK00804B is a low-skew, high-performance clock fanout buffer that can distribute up to four LVCMOS or LVTTL outputs (3.3-V, 2.5-V, 1.8-V, or 1.5-V levels) from one of two selectable inputs, which can accept differential or single-ended inputs. The clock enable input is synchronized internally to eliminate runt or glitch pulses on the outputs when the clock enable terminal is asserted or de-asserted. The outputs are held in logic low state when the clock is disabled. A separate output enable terminal controls whether the outputs are active state or high-impedance state. The low-additive jitter and phase noise floor, and guaranteed output and part-to-part skew characteristics make the LMK00804B ideal for applications demanding high performance and repeatability.

Find the full device features and specifications at the LMK00804B product folder.
System Overview

2.3 System Design Theory

The primary goal of the TIDA-01013 reference design is to develop an AFE system for ±10-V, 30-kHz input signals. The system must feature a noise level that has insignificant impact to the ADS127L01 noise performance and overall power consumption.

An AFE design requires several components to operate effectively. They are the high-impedance input buffers, the fully-differential amplifier (FDA), the ADC, and the reference voltage ($V_{\text{REF}}$). The following sections detail the design considerations and challenges presented by this system design, including theory, calculations, component selection, simulations, and measurement results. TINA-TI™ and Cadence® Virtuoso® tools were used to aid in development.

2.3.1 High-Input Impedance Buffers

The first stage of the input chain is a buffer stage consisting of two OPA191s. The configuration for the OPA191 can be seen in Figure 6 with the operational amplifiers (op amps) in a simple, non-inverting buffer configuration.

![Figure 6. OPA191 Input Buffers](image)

The purpose of this stage is to present a high input impedance to weak sensor outputs and drive them into the next signal conditioning stage. The OPA191 JFET input stage provides a high common-mode input impedance ($Z_{\text{CM}}$) of $10^{13}$ Ω and a differential input impedance ($Z_{\text{ID}}$) of 100 MΩ. In addition, this device also offers excellent low quiescent current of 140 µA per amplifier, broadband noise levels of 15 nV/√Hz, and suitable THD performance of 0.0012% (f = 1 kHz, G = 1 and $V_o = 3.5\ V_{\text{RMS}}$). The maximum power rails are ±18 V, well beyond the signal of interest of ±10 V. Because the OPA191 is a rail-to-rail input/output amplifier, the power rails can be closer to the input signal without adding significant distortion in the buffered signal, thus reducing the overall power consumption. Power rails of ±5.2 V are selected because they offer improved THD performance. The gain-bandwidth product is 2.5 MHz, which is more than enough headroom for the 30-kHz signal of interest.
The slew rate (SR) of the OPA191 is 5 V/µs, which is used to calculate the maximum input signal frequency without experiencing slew-induced distortion. Slew rate limitation is dependent on the peak signal voltage ($V_P$) as well as the op-amp's SR figure of merit. The equation can be seen in Equation 1, where the maximum frequency is 112.5 kHz without SR limitations.

$$\frac{V_P}{\sqrt{2}} = \frac{SR}{(2 \times \pi \times f)}$$

Therefore:

$$f_{\text{MAX}} = \frac{SR \times \sqrt{2}}{\left(2 \times \pi \times V_P\right)}$$

$$f_{\text{MAX}} = \frac{5 \text{ V/µs} \times \sqrt{2}}{(2 \times \pi \times 10)} = 112.5 \text{ kHz}$$

**Figure 7** highlights the schematic used to test the stability of the OPA191 buffer stage in TINA-TI. When measuring the stability of an amplifier, look at the closed-loop noise gain, loaded open-loop gain ($A_{ol}$), and noise gain ($1/\beta$). The phase margin of the circuit needs to be sufficient at unity gain for circuit stability and required settling.

The TINA-TI schematic in **Figure 7** includes a 1-TF capacitor and 1-TH inductor for simulation purposes. As the input frequency increases, the impedance of the inductor will increase and break the feedback loop of the amplifier. The capacitor is used to block the dc component of the input signal while providing a low-impedance path to the inverting amplifier input for ac signals. The approximate load the OPA191 will see from the next stage of the system is also added (R15). This load allows for the proper simulation of the circuit stability.
Figure 8 highlights the results from the OPA191 stability simulation resulting in a phase margin of $\approx 63^\circ$, implying the circuit is stable. For more information about amplifier stability, see TI’s Precision Labs.

Figure 8. OPA191 TINA-TI Stability Simulation Results

2.3.2 Fully-Differential ADC Driver

The TIDA-01013 input driver circuit for the ADS127L01 high-precision ADC consists of two parts: the THS4551 fully-differential amplifier configured in a second-order multiple-feedback (MFB) filter configuration, and a first-order low-pass RC filter. The THS4551 is used for signal conditioning of the input signal, and its low output impedance provides a buffer between the signal source and the switched-capacitor inputs of the ADC. The low-pass RC filter helps attenuate the sampling charge injection from the switched-capacitor input stage, which draws current during each sample. A careful front-end circuit design is required to meet the resolution, linearity, and noise performance capabilities of the ADS127L01.

The THS4551 is chosen as the FDA due to its low power consumption combined with low noise and great THD performance. The quiescent current is 1.37 mA at 5 V $V_{S^+}$. Because the input range of the system is $\pm 10$ V and the ADC reference voltage is 3 V ($V_{REFP} = 3$ V and $V_{REFN} = GND$), an attenuation of 1/3.4 is required to use the full-scale (FS) range of the ADC without saturation. The feedback and gain-setting resistors, $R_F$ and $R_I$, are set to 1 k$\Omega$ and 3.4 k$\Omega$, respectively, as shown in Figure 9. The MFB filter configuration produces a second-order, low-pass response with a cutoff frequency of $\approx 600$ kHz.
The main function of the low-pass RC filter is to provide charge to the internal sampling capacitors in the ADS127L01 modulator. A 1.6-nF filter capacitor is chosen to be 100 times larger than the 16-pF ADC sampling capacitors. This keeps the initial voltage droop at the beginning of the sampling period to < 1% of the final value. The subsequent recovery results in even smaller error at the end of the sampling period (≈ ½ of the modulator period). The 10-Ω resistors outside the THS4551 feedback loop are required to isolate the amplifier outputs from the capacitive load and maintain circuit stability.

![Figure 9. THS4551 ADC Driver](image)

Like the OPA191, the THS4551 has rail-to-rail input/output, so the output signal can reach 0 V and 3.0 V. Because the ADS127L01 has a maximum $V_{REF}$ of 3.0 V, the $V_{S+}$ is chosen to be 3.3 V to allow for improved THD performance, being 300 mV higher than the maximum differential output.

TINA-TI is used to simulate and evaluate the stability of the THS4551 ADC driver subsystem shown in Figure 10. Once again, the circuit includes a 1-TF capacitor and 1-TH inductor to break the feedback loop of the amplifier for simulation purposes.

![Figure 10. THS4551 TINA-TI Stability Schematic](image)
Simulation results shown in Figure 11 include the circuit's loaded open-loop gain (Aol), loop gain (Aol×β), and noise gain (1/β). These results show a phase margin of ≈ 58°, indicating that the circuit is stable. For more information about amplifier stability, see TI's Precision Labs.

Figure 11. THS4551 TINA-TI Stability Plot
2.3.3 Reference Voltage Design Theory

External voltage reference circuits are used in a DAQ if there is no internal reference in the ADC or if the accuracy of the internal reference is not sufficient to meet the performance goals of the system. These circuits must provide a low-drift, low-noise, and accurate voltage for the ADC reference input. However, the output broadband noise of most references can be a few $100 \mu V_{RMS}$. This noise can degrade the noise and linearity performance of precision ADCs, for which the typical noise is in the order of tens of $\mu V_{RMS}$. In addition, voltage reference devices typically have weak drive capability and must only be used to drive high-impedance reference inputs. To optimize the ADC performance, the output of the voltage reference must be appropriately buffered and filtered to drive the switched-capacitor sampling inputs of the ADS127L01.

A simpler approach is to use a low-noise voltage reference device with an integrated buffer, such as the REF6030. Having an integrated buffer is extremely beneficial because it reduces the footprint and complexity of designs. The REF6030 is able to provide a 3.0-V reference with $5 \mu V_{RMS}$ while consuming 0.8 mA of quiescent current. This TI Design powers the REF6030 with a 3.3-V source, so the expected power consumption is calculated as 2.64 mW. The REF6030 3.0-V output drives the $V_{REFP}$ pin of the ADS127L01, while the $V_{REFN}$ pin is tied to the analog ground. The schematic can be seen in Figure 13.


2.3.4 Power Rails

As shown in Figure 1, the TIDA-01013 reference design power subsystem requires a wide variety of voltage rails to meet system requirements. All voltage rails are generated from one external 12-V DC power supply. The power tree in Figure 14 illustrates the resulting distribution of the required rails, which includes two digital voltage rails (D1.8V and D3.3V) and three analog voltage rails (3.3 V, 5.2 V, and –5.2 V). Each rail is derived by using DC-DC converters to efficiently create intermediate voltages slightly above each output voltage rail, followed by an appropriate LDO to suppress a DC-DC converter switching ripple.

Figure 14. TIDA-01013 Power Supply Block Diagram
2.3.5 24-Bit Delta-Sigma ADC

Finding the appropriate ADC for a given task can be challenging. There are many parameters to consider, such as the resolution, sampling rate, noise performance, linearity, and input voltage range. In addition, power consumption and footprint size are critical restrictions for mobile applications. The ADS127L01 is selected because it features VLP Mode, which reduces the power consumption to 9.6 mW while maintaining at least 105 dB SNR.

The ADS127L01 also features a built-in digital low-pass filter, which attenuates higher frequency signals and noise and determines the overall frequency response of the ADC. The user has the option to select either a wideband filter with one of two transition bands (Wideband 1 or Wideband 2) or a sinc filter. For this application, the Wideband 2 filter is chosen for its extended flat passband and limited signal aliasing. See the ADS127L01 datasheet for more information on the digital filter response characteristics.

The digital filter is also responsible for decimating the delta-sigma modulator output into a high-resolution data word. The final output data rate ($f_{DATA}$) is equal to the modulator sampling frequency ($f_{MOD}$) divided by the oversampling ratio (OSR). The wideband filters in the ADS127L01 offer four OSR options to configure the data rate: 32, 64, 128, and 256. For this application, OSR = 32 is used to set the output data rate to 125 kSPS and the unity-gain bandwidth to 50 kHz. This ensures that the 30-kHz input signal is not attenuated by the digital filter of the ADC.

The expected SNR for a 3-V reference voltage and OSR = 32 is given as a typical specification of 105.8 dB in the ADS127L01 Electrical Characteristics table (see the ADS127L01 datasheet). Equation 2 calculates the expected RMS noise ($V_{RMS, Noise}$) as $10.88 \mu V_{RMS}$. A more detailed table regarding the operating modes, data rates, and filter bandwidths is found in Table 1 of the ADS127L01 datasheet.

$$V_{RMS, Noise} = \frac{V_{REF}}{\sqrt{2 \times 10^{\frac{SNR}{20}}}}$$

(2)

Therefore:

$$V_{RMS, Noise} = \frac{3 \text{ V}}{\sqrt{2 \times 10^{\frac{105.8 \text{ dB}}{20}}}} = 10.88 \mu V_{RMS}$$

Using the RMS noise, Equation 3 calculates the effective number of bits (ENOB):

$$ENOB = \log_2 \left( \frac{2 \times V_{REF}}{V_{RMS, Noise}} \right)$$

(3)

Therefore:

$$ENOB_{ADC} = \log_2 \left( \frac{2 \times 3 \text{ V}}{10.88 \mu V_{RMS}} \right)$$

$$ENOB_{ADC} = 19.073 \text{ bits}$$
2.3.6  TIDA-01013 Analog Front End (AFE)

The block diagram shown in Figure 15 illustrates the complete TIDA-01013 AFE subsystem. The following sections describe the critical system parameters of this subsystem including bandwidth, noise, SNR, ENOB, THD, and power. These sections also cover relevant design considerations and trade-offs associated with each parameter.

Figure 15. TIDA-01013 AFE Subsystem

Figure 16 highlights the schematic used to simulate and estimate the bandwidth of the TIDA-01013 AFE stage.

Figure 16. TIDA-01013 TINA-TI AFE Schematic
2.3.6.1 AFE Bandwidth

As shown in the simulated bandwidth plot of Figure 17, the TIDA-01013 has sufficient bandwidth for the 30-kHz input signal range while significantly filtering higher frequency wideband noise.

![Figure 17. TIDA-01013 AFE Bandwidth](image)

2.3.6.2 AFE Noise

The AFE output-referred noise of the TIDA-01013 AFE subsystem in Figure 16 is simulated using TINA-TI. The simulation results in Figure 18 show an integrated output-referred noise of 2.53 \(\mu V_{\text{RMS}}\) over a 50-kHz bandwidth. As previously mentioned, 50 kHz is the bandwidth of the digital filter configured in Section 2.3.5. Because the bandwidth of the TIDA-01013 AFE is much higher, the ADC digital filter response determines the effective noise bandwidth of the overall system. The response of the digital filter returns to unity gain at multiples of the modulator frequency (that is, 4 MHz, 8 MHz, and so on). For this reason, it is important that AFE stage provides sufficient antialiasing to out-of-band signals at these frequencies. Figure 17 illustrates that the AFE response provides approximately 50 dB of attenuation at 4 MHz and continues to roll off at higher frequencies.

![Figure 18. TIDA-01013 AFE Output Noise](image)
2.3.6.3 AFE SNR

The maximum input signal to the ADC is limited by the 3-V reference voltage. The best SNR of the TIDA-01013 AFE subsystem can be calculated using a FS input ($V_{FS\_Signal}$) and the simulated RMS noise of the AFE ($V_{RMS\_Noise}$) as Equation 4 shows:

$$SNR_{AFE} = 20 \times \log \left( \frac{V_{FS\_Signal}}{\sqrt{2} \times V_{RMS\_Noise}} \right)$$

$$SNR_{AFE} = 20 \times \log \left( \frac{3 \text{ V}}{\sqrt{2} \times 2.53 \mu \text{V}_{RMS}} \right)$$

The goal of any AFE design must be to meet or exceed the performance of the data converter so as not to limit the overall system performance. The result in Equation 4 illustrates that the AFE is capable of achieving approximately 118.47 dB SNR, which is greater than the expected SNR performance of the ADS127L01 (105.8 dB).

2.3.6.4 AFE THD

The expected total harmonic distortion (THD) of the system is approximated by comparing the respective distortion performance of each stage of the design. Figure 25 in the OPA191 datasheet illustrates THD+N (total harmonic distortion plus noise), which is still a close approximation to the THD performance of the amplifier. At 2 kHz, THD+N is approximately –88 dB for a 2-kΩ load. At 20 kHz, this value decreases to about –78 dB. The THD of the THS4551 and the ADS127L01 (in VLP Mode) offer in excess of –129 dB or better THD at these frequencies. This illustrates that the distortion performance of the overall system, though limited by the OPA191 stage, can still meet the performance design goals with minimal added power consumption.

2.3.6.5 AFE Power Consumption

The total power consumption of the front end is the sum of the power consumed by each voltage rail. The power consumption at each rail is calculated by multiplying the current draw by the respective voltage potential. The setup for the power consumption can be seen in Figure 19. The simulations are done in Cadence Virtuoso with a 0-V dc input source.

![Figure 19. TIDA-01013 AFE Power Simulation Schematic](image)

The current draw from the 5.2-V and –5.2-V sources are 0.28 mA and 0.97 mA, respectively, yielding a total power of 6.5 mW for the OPA191 buffers. The current draw from the 3.3-V source is 1.85 mA, yielding a total power of 6.1 mW for the THS4551. The total power consumption for the AFE sums to 12.6 mW.
2.3.7 **TIDA-01013 System SNR and ENOB**

Calculate the TIDA-01013 full system (AFE + ADC) SNR by vectorially summing the AFE output-referred noise (see Section 2.3.6.2) to the ADC integrated noise (see Section 2.3.5) as shown in Equation 5, and apply the result to Equation 4.

\[
\text{Total Integrated Noise}_{\text{System}} = \sqrt{\text{Noise}_{\text{Front-end}}^2 + \text{Noise}_{\text{ADC}}^2}
\]

Therefore:

\[
\text{Total Integrated Noise}_{\text{System}} = \sqrt{2.53 \mu V_{\text{RMS}}^2 + 10.88 \mu V_{\text{RMS}}^2} = 11.17 \mu V_{\text{RMS}}
\]

\[
\text{SNR}_{\text{System}} = 20 \times \log\left(\frac{V_{\text{RMS, Signal}}}{V_{\text{RMS, Noise}}}\right)
\]

\[
\text{SNR}_{\text{System}} = 20 \times \log\left(\frac{10 \text{ V}}{3.4 \times \sqrt{2} \times 11.17 \mu V_{\text{RMS}}}\right)
\]

The overall effective number of bits, ENOB_{\text{System}}, includes the noise of the front end as well as the noise from the ADC and is calculated once again using Equation 3.

\[
\text{ENOB}_{\text{System}} = \log_2\left(\frac{2 \times 3 \text{ V}}{11.18 \mu V_{\text{RMS}}}\right) = 19.035 \text{ bits}
\]

Comparing ENOB_{\text{System}} to ENOB_{\text{ADC}} of 19.073 (see Section 2.3.5), the AFE noise impact on the system ENOB is less than < 0.1 bits.

Find more information on the noise performance of the ADS127L01 in Section 7.1 of the ADS127L01 datasheet.
2.3.8 AFE Power versus Noise Performance Trade-Offs

The TIDA-01013 design goal of maximizing system SNR performance while minimizing power consumption requires careful design consideration because performance and power are conflicting system parameters. Improving one of these degrades the other. Given the OPA191 buffer, THS4551 ADC driver, and ADS127L01 ADC component selections, as well as the chosen ADS127L01 operating modes described in previous sections, the remaining component values from which to choose that influence performance and power results are the feedback and gain-setting resistors in the THS4551 gain stage, \( R_F \) and \( R_I \), respectively. The \( R_F \)-to-\( R_I \) ratio must be 1/3.4 to achieve the required attenuation factor, but the actual absolute values can be adjusted to alter power and performance results.

One approach to choosing these resistor values is to keep the AFE amplifier total output noise somewhat lower than the total ADC input referred noise over the –3-dB bandwidth of the ADS127L01 digital filter to minimize system SNR degradation. The ADS127L01 digital filter bandwidth is 50 kHz, as described in Section 2.3.2. As a design target, the total output noise must be less than 20% of the ADC input-referred noise, as shown in Equation 6.

\[
\text{Integrated Output Noise}_{\text{AFE}} \leq 20\% \times \frac{V_{\text{REF}}}{\sqrt{2 \times 10^{\frac{10 \text{ADC}_{\text{SNR}}}{20}}}}
\]  

(6)

where:

- \( V_{\text{REF}} = \) ADC reference voltage = 3.0 V
- \( \text{ADC}_{\text{SNR}} = \) ADC signal-to-noise ratio = 105.8 dB as mentioned in Section 2.3.5

Therefore:

\[
\text{Integrated Output Noise}_{\text{AFE}} \leq 20\% \times \frac{3 \text{V}}{\sqrt{2 \times 10^{\frac{105.8}{20}}}}
\]

Figure 20 plots the AFE integrated output noise versus AFE power as simulated in Cadence Virtuoso. \( R_F \) values from 1 to 100 kΩ are used while maintaining an \( R_I \) value of 3.4 \( \times \) \( R_F \). As shown in Figure 20, the desired AFE integrated output noise approaches, but does not quite meet, the noise target derived in Equation 6. An \( R_F \) value of 1 kΩ is selected for the TIDA-01013 to maximize SNR performance according to this design target.

Figure 20 plots the AFE integrated output noise versus AFE power as simulated in Cadence Virtuoso. \( R_F \) values from 1 to 100 kΩ are used while maintaining an \( R_I \) value of 3.4 \( \times \) \( R_F \). As shown in Figure 20, the desired AFE integrated output noise approaches, but does not quite meet, the noise target derived in Equation 6. An \( R_F \) value of 1 kΩ is selected for the TIDA-01013 to maximize SNR performance according to this design target.

![Figure 20. TIDA-01013 AFE Integrated Output Noise versus Power Plot](image-url)
An alternative approach is to view performance versus power at a system level by plotting system SNR versus system power as shown in Figure 22 using the same resistor range as before. With this chart, the optimal operating point for the application can be determined and resistor values selected accordingly.

Note that there is a portion of the curve where power can be reduced with very little impact on SNR. For example, on the 10-V, 30-kHz curve, power can be reduced from 42 mW to 30 mW with only a 1-dB degradation in SNR. Likewise, significant SNR improvement from 98 dB to 105 dB can be achieved by a small increase in power from 26 mW to 30 mW.
3 Hardware, Testing Requirements, and Test Results

3.1 Required Hardware

Figure 23 highlights the various subsystems and features of the TIDA-01013 hardware.

For ease of development, the TIDA-01013 board was designed to be used in conjunction with a slightly modified ADS127L01EVM as a platform for collecting data from the TIDA-01013 system. The resulting solution uses the ADS127L01EVM board’s PC Host Interface (PHI) subsystem to communicate with the ADC via SPI and provide communication with a PC over a USB interface. The EVM also includes a software application that runs on a PC to allow for register manipulation and data collection. For this approach, modify the EVM hardware as follows:

1. Use the default jumper settings of the ADS127L01EVM (as described in the ADS127L01 user’s guide) with the following exceptions:
   • Uninstall JP11.
   • Uninstall the pin-5 to pin-6 jumper on J3 of the EVM board.

2. Remove the ADS127L01 device on the EVM board (U26). This is required to allow the TIDA-01013 board to use the EVM debug header (J6) and connect the TIDA-01013 ADC SPI signals to the EVM host interface subsystem. Doing so prevents conflict with the ADC included with this EVM. The TIDA-01013 SPI header (J9) can then be mated with the EVM debug header. Alternatively, jumper wires can be used to connect the SPI signals on the TIDA-01013 daughterboard to the right-hand side of J3 with the respective jumpers removed. See the ADS127L01 user’s guide for more information on the EVM SPI signal connections.
3. Connect pin 1 of J10 (TIVA_16MHz) on the TIDA-01013 daughterboard to pin 5 of J3 on the EVM board using an external jumper wire.

4. Connect pin 3 of J10 (D1.8V) on the TIDA-01013 board to TP21 of the EVM board using an external jumper wire.

![TIDA-01013 and ADS127L01 System](image)

Figure 24. TIDA-01013 and ADS127L01 System

Table 2 highlights the purpose of the various jumpers on the TIDA-01013 board as well as the default configurations.

<table>
<thead>
<tr>
<th>JUMPER NAME</th>
<th>DEFAULT POSITION</th>
<th>COMMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP1</td>
<td>Installed</td>
<td>For 3.3-V rail current measurements</td>
</tr>
<tr>
<td>JP2</td>
<td>Installed</td>
<td>For D3.3-V rail current measurements</td>
</tr>
<tr>
<td>JP3</td>
<td>1-2</td>
<td>D1.8-V power source selection</td>
</tr>
<tr>
<td>JP4</td>
<td>Installed</td>
<td>For –5.2-V rail current measurements</td>
</tr>
<tr>
<td>JP5</td>
<td>Installed</td>
<td>For 5.2-V rail current measurements</td>
</tr>
<tr>
<td>JP11</td>
<td>Installed</td>
<td>For THS_3.3-V rail current measurements</td>
</tr>
<tr>
<td>JP12</td>
<td>Installed</td>
<td>For ADC_3.3-V rail current measurements</td>
</tr>
</tbody>
</table>
3.2 Measuring SNR, ENOB, THD, and Power

The design hardware testing requires a high-quality signal generator with a differential output; otherwise, the signal source could limit the measurement results. The Audio Precision AP-2700 series is used to generate the inputs necessary for system characterization and its characteristics are given in Table 3.

Table 3. External Source Requirements

<table>
<thead>
<tr>
<th>SPECIFICATION DESCRIPTION</th>
<th>SPECIFICATION VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>External source type</td>
<td>Balanced differential</td>
</tr>
<tr>
<td>External source impedance (RS)</td>
<td>10 to 30 Ω</td>
</tr>
<tr>
<td>Maximum noise</td>
<td>10 µV RMS</td>
</tr>
<tr>
<td>Maximum SNR</td>
<td>110 dB</td>
</tr>
<tr>
<td>Maximum THD</td>
<td>−130 dB</td>
</tr>
</tbody>
</table>

Using SMA cables, attach the output of the signal generator to the TIDA-01013 board input signal connectors and then connect the ADS127L01EVM to the PC host using a USB cable. Confirm the signal generator settings and apply power to the TIDA_01013 system before enabling the signal generator output.

Install and run the ADS127L01EVM software provided on the ADS127L01EVM product page. See the ADS127L01 user's guide for installation and start-up instructions. Because the ADS127L01 configuration is set by external pullup and pulldown resistors on the TIDA-01013 daughterboard, the ADS127L01EVM software can only be used to collect data, not to modify the ADC configuration. Data is collected under the Data Analysis window, where it can be viewed in a tabular, time-domain, or histogram format. For additional analysis, the data can be exported to a text file along with the user entries for clock frequency and reference voltage.
3.3 Testing and Results

The following sections describe the test setups, procedures, and performance results for the various tests that were performed on the reference design board.

An Audio Precision 2700 series signal generator is used as the signal source to test the AFE and ADC performance. The AP2700’s noise and THD has adequate performance and does not limit measurements. It is crucial to use a quality source as to not limit the system’s performance by the signal source. A generic DC power supply is used to generate the 12-V DC input voltages.

The AP2700 is set to output the various input signal frequencies and amplitudes to capture the SNR and THD measurements shown in Table 4 and plotted in Figure 25 and Figure 26.

Table 4. TIDA-01013 SNR and THD Measurements

<table>
<thead>
<tr>
<th>FREQUENCY (kHz)</th>
<th>SNR (dB) ±1 Vp, differential (–20 dBFS)</th>
<th>THD (dB) ±10 Vp, differential (–0.02 dBFS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>103.62</td>
<td>–90.97</td>
</tr>
<tr>
<td>2</td>
<td>103.78</td>
<td>–88.79</td>
</tr>
<tr>
<td>4</td>
<td>103.78</td>
<td>–84.78</td>
</tr>
<tr>
<td>6</td>
<td>103.74</td>
<td>–83.12</td>
</tr>
<tr>
<td>8</td>
<td>103.60</td>
<td>–80.70</td>
</tr>
<tr>
<td>10</td>
<td>103.76</td>
<td>–77.59</td>
</tr>
<tr>
<td>15</td>
<td>103.75</td>
<td>–72.10</td>
</tr>
<tr>
<td>20</td>
<td>103.68</td>
<td>–85.11</td>
</tr>
<tr>
<td>25</td>
<td>103.65</td>
<td>–77.77</td>
</tr>
<tr>
<td>30</td>
<td>103.69</td>
<td>–114.47</td>
</tr>
</tbody>
</table>

Figure 25. TIDA-01013 SNR versus Input Signal Frequency

Figure 26. TIDA-01013 THD versus Input Signal Frequency
The standard deviation of the histogram in Figure 27 is 13.4047 µV_{RMS}, which yields an SNR of 103.99 dB. This falls in line with the SNR results over frequency illustrated in Figure 25. Overall, the SNR results are about 1.6 dB below the expected results listed in Section 2.3.7, but still meet the performance goals of the design. Possible explanations include unaccounted noise from the signal source, power supplies, and measurement environment.

The THD results are close to the expected performance of the OPA191, which dominated the overall distortion performance as described in Section 2.3.6.4. Up to 15 harmonics were included in the calculation; however, as the input frequency was increased, fewer harmonics remained within the digital filter passband and contributed to the THD results.

The various power rail jumpers listed in Table 2 are used to measure the power consumption of the system by uninstalling each jumper and inserting a digital multimeter to measure the current through each power rail. The measurement results are shown in Figure 29. Note that these measurements include only those components associated with the signal chain and, therefore, do not include power supply efficiency losses or clocking circuitry.

These results are consistent with the power estimates simulated in Cadence Virtuoso as described in Section 2.3.6.5 and confirm the very low power performance of this reference design.

These measurements and test results confirm the power and performance simulation results described in Section 2.3 and meet the specification targets defined in Table 1.
4 Design Files

4.1 Schematics
To download the schematics, see the design files at TIDA-01013.

4.2 Bill of Materials
To download the bill of materials (BOM), see the design files at TIDA-01013.

4.3 PCB Layout Recommendations

4.3.1 Layout Prints
To download the layer plots, see the design files at TIDA-01013.

4.4 Altium Project
To download the Altium project files, see the design files at TIDA-01013.

4.5 Gerber Files
To download the Gerber files, see the design files at TIDA-01013.

4.6 Assembly Drawings
To download the assembly drawings, see the design files at TIDA-01013.

5 Software Files
To download the software files, see the design files at TIDA-01013.

6 Related Documentation and Acknowledgments

6.1 Related Documentation

6.1.1 Trademarks
e-trim, D-CAP2, TINA-TI are trademarks of Texas Instruments.
SIMPLE SWITCHER is a registered trademark of Texas Instruments.
Cadence, Virtuoso are registered trademarks of Cadence Design Systems, Inc.

6.2 Acknowledgments
The authors wish to acknowledge Taras Dudar, Bryan Bloodworth, and Tony Calabria for their technical contributions to this TI Design.
7 Terminology

AFE— Analog front end
DAQ— Data acquisition system
ADC— Analog-to-digital converter
SNR— Signal-to-noise ratio
ENOB— Effective number of bits
THD— Total harmonic distortion
IoT— Internet of Things
FS— Full-scale
VLP— Very low power

8 About the Authors

JORDAN RADICE is a systems designer at Texas Instruments, where he is responsible for developing reference design solutions for the Industrial Test and Measurement sector. Jordan earned his bachelor of science in electrical & computer engineering (BSECE) and master of science in electrical engineering (MSEE) from the University at Buffalo in Amherst, NY.

RYAN ANDREWS is an applications engineer at Texas Instruments, where he is responsible for supporting precision delta-sigma ADC applications for the Industrial Test and Measurement sector and other consumer sectors. Ryan earned his bachelor of science in biomedical engineering (BSBME) from the University of Rhode Island in Kingston, RI.

RUSS ROSENQUIST is a systems designer at Texas Instruments, where he is responsible for developing reference design solutions for the Industrial Test and Measurement sector. Russ brings to this role 35 years of experience in embedded product design expertise. Russ earned his bachelor of science in electrical engineering (BSEE) from Texas Tech University.
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated (‘TI”) technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT. NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include, without limitation, TI’s standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated