Ti Designs: TIDA-01485
36-V/1-kW, 99% Efficient, 18-cm² Power Stage Reference Design for Three-Phase BLDC Motors

Description
This 1-kW power stage reference design achieves 99% efficiency for a three-phase, 36-V brushless DC (BLDC) motor used in industrial applications such as power tools that operate from a 10-cell Li-ion battery. The design demonstrates the smallest inverter power stage for this power levels, implementing sensor-based trapezoidal control and supports 25-A_RMS continuous (60-A peak for 2 seconds, 100-A peak for 400 milliseconds) winding current. The design’s MOSFET power block and current controlled gate driver helps clean MOSFET switching and lowest EMI due to slew rate control and low parasitic inductance.

Features
- 1-kW Drive for BLDC Motor Supporting Sensor-Based Trapezoidal Control
- Designed to Operate From 8 to 42 V
- Continuous Output Current up to 25-A_RMS
- Peak Current Capability of 60-A for 2 Seconds and 100-A for 400 Milliseconds
- Small PCB Form Factor of 50 mm × 36 mm Using 60-V/400-A_Peak, 1.7-mΩ R_DS_ON, SON5x6 Package Half-Bridge Power Blocks
- More Than 99 % Efficiency at 100% Duty Cycle
- 36 V/700 W, 18 A_RMS Without Heat Sink
- Motor Current Sensing by Monitoring V_DS of MOSFETs, Enables Elimination of Shunt Resistor
- Cycle-by-Cycle Overcurrent and Motor Stall Current Non-Latching Limit and Short-Circuit Latch Protection by V_DS Sensing
- Shoot-Through, Undervoltage, Overtemperature, and Blocked Rotor Protection
- Option for Single PWM Control
- Operating Ambient: –20°C to 55°C

Applications
- Cordless Handheld Power Tools
- Cordless Handheld Garden Tools
- E-Bikes
- Robotic Lawn Mowers

Resources
- TIDA-01485 Design Folder
- CSD88599Q5DC Product Folder
- DRV8323R Product Folder
- MSP430F5132 Product Folder
- LMT87 Product Folder

ASK Our E2E Experts
1 System Description

Power tools are used in various industrial and household applications such as drilling, grinding, cutting, polishing, driving fasteners, and so on. The most common types of power tools use electric motors while some use internal combustion engines, steam engines, or compressed air. Power tools can be either corded or cordless (battery powered). Corded power tools use the mains power (the grid power) to power up the AC or DC motors.

Cordless tools use battery power to drive DC motors. Most cordless tools use lithium-ion batteries, the most advanced in the industry offering high energy density, low weight, and greater life. Power tools are available in different power levels and battery voltage levels. Power tools such as cordless chainsaws and circular saws and different garden tools like cordless wood and branch cutters require a very high torque and need a very high peak current.

Cordless tools use brushed or brushless DC (BLDC) motors. The BLDC motors are more efficient and have less maintenance, low noise, and longer life. Power tools have requirements on form factor, efficiency, peak current, reliability, and thermal performance. Therefore, high-efficient power stages with a compact size are required to drive the power tool motor. The small form factor of the power stage enables flexible mounting, better PCB layout performance, and low-cost design. High efficiency provides maximum battery duration and reduces cooling efforts. The high-efficiency requirement in turn asks for switching devices with a low drain-to-source resistance ($R_{DS\_ON}$). The power stage must also take care of protections like motor stall or any other chances of high current.

This reference design uses the CSD88599 NexFET™ power block featuring a very low $R_{DS\_ON}$ of 1.7 mΩ in a SON5×6 SMD package. The power block with high-side and low-side FETs in a single package helps to achieve very small form factor and better switching performance. The three-phase gate driver DRV8323 is used to drive the three-phase MOSFET bridge, which can operate from 6 to 60 V and support programmable gate current with maximum setting of 2-A sink / 1-A source. The DRV8323 includes three current shunt amplifiers, which helps in measuring and amplifying the $V_{DS}$ of the FET for motor current measurements that support bidirectional current sensing with adjustable gain and eliminates the use of shunt.

The SPI of the DRV8323 provides detailed fault reporting and flexible parameter settings such as gain options for the current shunt amplifier, slew rate control of the gate drivers, and various protection features. The LMT87 temperature sensor is used to sense the FET temperature and the results is used to calibrate the current sensing by $V_{DS}$ monitoring. The MSP430F5132 microcontroller is used to implement the control algorithm.

The test report evaluates the RMS current capability, peak current capability, efficiency and thermal performance of the board, FET switching waveforms, and overcurrent protection features such as cycle-by-cycle control and latch control of the DRV8323. The test results also show the improved RMS current capability of the board with different external cooling.
1.1 Key System Specifications

Table 1. Key System Specifications

<table>
<thead>
<tr>
<th>PARAMETERS</th>
<th>SPECIFICATIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>36-V DC (8-V min to 42-V max), 10-cell Li-Ion</td>
</tr>
<tr>
<td>Rated output power</td>
<td>1 kW</td>
</tr>
<tr>
<td>RMS winding current</td>
<td>25 A</td>
</tr>
<tr>
<td>Peak winding current</td>
<td>60 A (for 2 s), 100 A (for 400 ms), 200 A (100 ms), 400 A (10 ms)</td>
</tr>
<tr>
<td>Control method</td>
<td>Sensor-based trapezoidal</td>
</tr>
<tr>
<td>Inverter switching frequency</td>
<td>20 kHz (adjustable from 5 to 100 kHz)</td>
</tr>
<tr>
<td>Feedback signals</td>
<td>DC bus voltage, Hall sensor, inverter leg currents, low-side DC bus current</td>
</tr>
<tr>
<td>Protections</td>
<td>Cycle-by-cycle overcurrent, input undervoltage, overtemperature, and blocked rotor</td>
</tr>
<tr>
<td>Cooling</td>
<td>With heat sink</td>
</tr>
<tr>
<td>Operating ambient</td>
<td>–20°C to 55°C</td>
</tr>
<tr>
<td>Board specification</td>
<td>50 mm × 36 mm, four-layer, 2-oz copper</td>
</tr>
<tr>
<td>Efficiency</td>
<td>&gt; 98.5%</td>
</tr>
</tbody>
</table>
2 System Overview

2.1 Block Diagram

![Block Diagram of TIDA-01485](image)

**Figure 1. Block Diagram of TIDA-01485**

2.2 Highlighted Products

2.2.1 CSD88599Q5DC

The key requirements in selecting the MOSFET are:

- High efficiency (MOSFET with low losses under operating condition)
- Small size to reduce the solution form factor
- Better heat dissipation
- High peak current capability
- Better switching performance to ensure reliable operation under short circuit or worst case switching conditions.

The CSD88599Q5DC 60-V power block is the best option meeting these requirements to suit in high-current motor control applications such as handheld cordless garden and power tools. This device uses TI’s patented stacked die technology in order to minimize parasitic inductances while offering a complete half bridge in a space saving thermally enhanced DualCool® 5×6-mm package. With an exposed metal top, this power block device allows for simple heat sink application to draw heat out through the top of the package and away from the PCB. This metal top provides superior thermal performance at the higher currents demanded by many motor control applications.

2.2.2 DRV8323

The key requirements in selecting the gate driver are:

- Three-phase gate driver with a high level of integration to reduce the form factor
- Sufficient source and sink current to reduce the switching losses
- Sufficiently high gate drive voltage to enable the MOSFET conducts at the minimum $R_{DS\_ON}$
• High level of overcurrent and other protections to enable a reliable system operation under worst case conditions like motor stall, short circuit, and so on.

The DRV8323 three-phase gate driver can be used to meet these requirements. The device provides three half-bridge drivers, each capable of driving one high-side and one low-side N-channel MOSFET. The DRV8323 generates the proper gate voltage drive for both the high-side and low-side FETs using a charge pump. The DRV8323 supports up to a 1-A source and 2-A sink peak gate drive current capability. The DRV8323 can operate from a single power supply and supports a wide input supply range from 6 to 60 V. The DRV8323 includes three current shunt amplifiers for accurate current measurements, support a 100% duty cycle, and have multiple levels of protection.

2.2.3 MSP430F5132

The TI MSP430™ family of ultra-low-power MCUs consists of several devices featuring different sets of peripherals targeted for various applications. The architecture is combined with five low-power modes. The device features a powerful 16-bit reduced instruction set computing (RISC) CPU, 16-bit registers, and constant generators that contribute to the maximum code efficiency. The digitally controlled oscillator (DCO) allows the devices to wake up from low-power modes to active mode in less than 5 µs.

The MSP430F5132 series are microcontroller configurations with two 16-bit high-resolution timers, two universal serial communication interfaces (USCIs) USCI_A0 and USCI_B0, a 32-bit hardware multiplier, a high-performance 10-bit 200-ksp analog-to-digital converter (ADC), an on-chip comparator, a three-channel direct memory access (DMA), 5-V tolerant I/Os, and up to 29 I/O pins. The timer event control module connects different timer modules to each other and routes the external signals to the timer modules. The device is capable of working up to a system frequency of 25 MHz. The operating temperature of the device is –40°C to 85°C.

2.2.4 LMT87

The LMT87 is a precision CMOS integrated-circuit temperature sensor with an analog output voltage that is linearly and inversely proportional to temperature. The device can operate down to a 2.7-V supply with 5.4-µA power consumption. Package options including surface mounted and through-hole TO-92 package allow the LMT87 to be mounted onboard, off-board, to a heat sink, or on multiple unique locations. The LMT87 has accuracy specified in the operating range of –50°C to 150°C.

2.3 System Design Theory

The three-phase BLDC motor needs a three-phase electronic drive to energize the motor, based on the rotor position. The electronic drive consists of:
• Power stage with a three-phase inverter having the required power capability
• MCU to implement the motor control algorithm
• Position sensor for accurate motor current commutation
• Gate driver for driving the three-phase inverter
• Power supply to power up the MCU

For more details about BLDC trapezoidal control, see the application report Sensorless Trapezoidal Control of BLDC Motors (SPRABQ7).

2.3.1 Power Stage Design: Battery Power Input to Board

The battery power input section is shown in Figure 2. The input bulk aluminum electrolytic capacitors C14 and C15 provide the ripple current and its voltage rating is de-rated by 20% for better life. These capacitors are rated to carry high ripple current. C17 is used as a high-frequency bypass capacitor. D1 is the transient voltage suppression (TVS) with a breakdown voltage of 58 V.
The input supply voltage PVDD is scaled using the resistive divider network, which consists of R23, R31, and C23, and fed to the MCU. Considering the maximum voltage for the MCU ADC input as 3.3 V, the maximum DC input voltage measurable by the MCU is calculated as in Equation 1.

\[
V_{\text{max, DC}} = V_{\text{max, ADC, DC}} \times \frac{(150 \, \text{k} + 2000 \, \text{k})}{150 \, \text{k}} = 3.3 \times \frac{(150 \, \text{k} + 2000 \, \text{k})}{150 \, \text{k}} = 47.3 \, \text{V}
\]

(1)

Considering a 10% headroom for this value, the maximum recommended voltage input to the system is 25.3 × 0.9 = 42.5. So for a power stage with maximum operating voltage of 42 V, this voltage feedback resistor divider is ideal. Also, this choice gives optimal ADC resolution for a system operating from 8 to 42 V.

2.3.2 Power Stage Design: Three-Phase Inverter

The three-phase inverter is realized using three MOSFET power blocks. Each power block consists of two MOSFETs connected as a high-side and low-side FET, which can be used as one leg of the inverter. Figure 3 shows one leg of the power stage, which consists of one power block and the decoupling capacitor C19 placed close across power blocks. This decoupling capacitor reduces the ringing in the supply lines because of the parasitic inductance added by the sense resistor and the power track.

**NOTE:** Connect the decoupling capacitors very near to the corresponding MOSFET legs for better decoupling. An improper layout or position of the decoupling capacitors can cause undesired \(V_{DS}\) switching voltage spikes.

The reference design uses MOSFET \(V_{DS}\) monitoring to measure the inverter current. The design also has an option to measure DC bus current using the shunt resistors R13 and R15 mounted on the DC bus return path. The sensed currents are fed to the MCU through the current shunt amplifiers. The sense resistor is mainly used to measure the average battery current. The peak current in MOSFET is measured by monitoring the \(V_{DS}\).
2.3.3 Selecting Sense Resistor

Power dissipation in sense resistors and the input offset error voltage of the op amps are important in selecting the sense resistance values. The sense resistors are designed to carry a total nominal RMS current of 30 A with a peak current of 60 A for 2 seconds. A high sense resistance value increases the power loss in the resistors. The internal current shunt amplifiers of the DRV8323 have an input offset error of 3 mV. The DRV8323 has the DC offset voltage calibration feature. If the amplifier is used without offset calibration, it is required to select the sense resistor such that the sense voltage across the resistor is sufficiently higher than the offset error voltage to reduce the effect of the offset error. Selecting a 1-mΩ resistor as the sense resistor, the power loss in the resistor at 30-A RMS is given by Equation 2:

\[
\text{Power loss in the resistor} = I_{\text{RMS}}^2 \times R_{\text{sense}} = 30^2 \times 0.001 = 0.9 \text{W}
\] (2)

At a 60-A peak current, using Equation 2, the power loss in the resistor = 3.6 W (for 2 seconds) In the reference design two 2-mΩ, 3-W resistors are used in parallel.

**NOTE:** Consider reducing the sense resistor further down to reduce the power loss and use the current sense amplifier in maximum gain.

2.3.4 Power Stage Design: DRV8323 Gate Driver

Figure 5 shows the schematic of the DRV8323 gate driver. C13 is the DVDD decoupling capacitor that must be placed close to DRV8323. PVDD is the DC supply input; in this case, it is the battery voltage of 36 V. A 4.7-μF capacitor (C10) is used as the PVDD capacitor. The diode D6 helps to isolate the gate driver power supply in case the battery voltage dips during short-circuit conditions. The presence of D6 enables the PVDD capacitor C10 to hold the voltage under small-duration battery voltage dips and make sure that the gate driver does not enter an undesired undervoltage lockout (UVLO). C11 and C12 are charge pump capacitors. The EN_GATE of the DRV8323 is connected to the MCU. This connection helps the MCU to enable or disable the gate drive outputs of the DRV8323. For the voltage rating and selection of the capacitors, see the DRV8323 datasheet.
2.3.4.1 Features of DRV8323

The DRV8323 integrates three half-bridge gate drivers, each capable of driving high- and low-side N-channel MOSFETs. A doubler charge pump provides the proper gate bias voltage to the high-side MOSFET across a wide operating voltage range, in addition to providing 100% duty cycle support. An internal LDO provides the gate bias voltage for the low-side MOSFETs. The DRV8323 implements a smart gate drive, which allows the user to adjust the gate drive current on the fly without requiring current-limiting gate drive resistors. Current is adjustable through the SPI or on the IDRIVE pin for the hardware interface.

The DRV8323 gate drivers use an adjustable, complimentary push-pull topology for both the high- and low-side drivers. This topology allows for strong pullup and pulldown of the external MOSFET gate. The gate drivers support adjustable peak current and duration settings through the IDRIVE and TDRIVE settings. These settings allow the user to adjust the external MOSFET slew rate and provide additional system protection.

The peak source and sink current of the DRV8323 gate drivers is adjustable either through the device registers or by an external pin, IDRIVE. Control of the MOSFET V\text{DS} slew rates is an important parameter for optimizing emitted radiations and system efficiency. The rise and fall times also influence the energy and duration of the diode recovery spikes and dV/dt related turn on. When changing the state of the gate driver, the peak current (IDRIVE source or sink) is applied for a fixed period of time (TDRIVE), during which the gate capacitances are charged or discharged completely. After TDRIVE has expired, a fixed holding current (I\text{HOLD}) is used to hold the gate at the desired state (pulled up or pulled down). During high-side turnon, the low-side gate is pulled low with a strong pulldown. This pulldown prevents the gate-to-source capacitance of the low-side MOSFET from inducing turnon.
The fixed TDRIVE time ensure that under abnormal circumstances like a short on the MOSFET gate or the inadvertent turnon of a MOSFET $V_{gs}$ clamp, the high peak current through the DRV8323 gate drivers is limited to the energy of the peak current during the TDRIVE. Limiting this energy helps to prevent damage to the gate drive pins and external MOSFET.

The TDRIVE time must be selected to be longer than the time need to charge or discharge the MOSFET gate capacitances. IDRIVE and TDRIVE must be initially selected based on the parameters of the external MOSFET used in the system and the desired rise and fall times. TDRIVE does not increase the PWM time and will terminate if a PWM command is received while it is active. A recommended starting point is to select a TDRIVE that is approximately two times longer than the switching rise and fall times of the external MOSFET. See the DRV8323 product page for more details.

The DRV8323 integrates the following protections that help in making a reliable power stage:

- DC supply undervoltage lockout
- Charge pump undervoltage lockout
- $V_{ds}$ overcurrent protection
- SENSE overcurrent protection
- Thermal shutdown
- Thermal warning

For more details, see the DRV8323 datasheet.

### 2.3.5 Current Shunt Amplifier on DRV8323

The sense amplifiers on the DRV8323 can be configured to amplify the voltage across the low-side FETs. During this mode of operation, the SPX pins must be left unconnected. The positive input of the amplifier is internally connected to the SHX pin. An internal clamp prevents high voltage on the SHX pin from damaging the sense amplifier inputs.

When the CSA_FET bit is set to ‘1’, the negative reference for the low-side $V_{ds}$ monitor is automatically set to SNX, regardless of the state of the LS_REF bit. This logic is implemented to prevent the low-side $V_{ds}$ monitor from being disabled. If the system is intended to operate in FET sensing mode, take care to route the SHX an SNX pins to kelvin connections across the drain and source of the low-side FETs.

When operating in FET sensing mode, the amplifier is enabled at the end of TDRIVE. At this time, the amplifier input is connected to SHX, and the SOX output will be valid. Whenever a low-side FET receives a signal to turn off, the amplifier inputs are shorted together. When GLX is low, SPX and SNX are internally shorted.

The current shunt amplifiers have the following features:

- Can be programmed and calibrated independently
- Can support bidirectional and unidirectional current sensing
- Four programmable gain settings through SPI registers (5, 10, 20, and 40 V/V)
- Has programmable output bias scale ($V_{Ref}$ or $V_{Ref}/2$)
- Has programmable blanking time of the amplifier outputs
- The amplifier can be used to monitor the current through the half-bridges and the current is approximately calculated as in Equation 3.

$$SOX = \frac{-V_{Ref}}{2} \left( 1 \times CSA \_ GAIN \times R_{DS\_ON} \right)$$

(3)

Figure 6 shows the current sense amplifier simplified block diagram.
2.3.6 Step-Down Buck Regulator

The DRV8320R and DRV8323R have an integrated buck regulator (LMR16006) to supply power for an external controller or system voltage rail. The LMR16006 device is a 60-V, 600-mA, buck (step-down) regulator. The buck regulator has a very-low quiescent current during light loads to prolong battery life. Table 2 shows the specifications of the buck converter used for this reference design.

Table 2. Specifications of Buck Converter

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SPECIFICATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conduction mode</td>
<td>Fixed frequency PWM control</td>
</tr>
<tr>
<td>Output voltage</td>
<td>3.3 V</td>
</tr>
<tr>
<td>Transient response 50- to 150-mA load step</td>
<td>$\Delta V_{OUT} = 4%$</td>
</tr>
<tr>
<td>Maximum output current</td>
<td>150 mA</td>
</tr>
<tr>
<td>Input voltage</td>
<td>36 V nom. (6 to 42 V)</td>
</tr>
<tr>
<td>Output voltage ripple</td>
<td>0.5% of $V_{OUT}$</td>
</tr>
</tbody>
</table>

For the detailed design of the buck converter, see the DRV8323 datasheet.
2.3.7 Power Stage Design: MSP430 Microcontroller

Figure 7 shows the schematic for configuring the MSP430F5132 MCU. The resistor R37 is used to limit the dV/dt at the supply pin of the MSP430F5132. This reference design uses 10-µF decoupling capacitors. A 0.1-µF capacitor has been added to obtain the best performance at a high frequency. The Timer D of the MCU is used for PWM generation. The TD0.1 instance of the timer and the corresponding pins are mapped to the high-side switch PWM. The TD0.2 instance of the timer and the corresponding pins are mapped to the low-side switch PWM.

The reference design uses unipolar, trapezoidal BLDC control where the high-side switches switching at a high frequency. The low-side switches switch at the electrical frequency of the motor current, which is much lower and the same will switch at a high frequency (complimentary to high-side switch) during the freewheeling period to enable active freewheeling and hence low losses. All the feedback signal voltages including the DC bus voltage, current sense amplifier output, potentiometer voltage for speed control, and temperature sensor output are interfaced to the 10-bit successive approximation (SAR) ADC channels of the MCU. The current sense amplifier output is also connected to the comparator input.

![Figure 7. MSP430F5132 Schematic](image)

2.3.8 Power Stage Design: Hall Sensor Interface

Figure 8 shows the Hall sensor interface from the motor to the board. The 3.3 V is used as the power supply for the Hall sensor. Usually, the Hall sensors have an open drain or open collector configuration. R47, R48, and R49 are used as the pullup resistors. R50, R51, and R52, along with C38, C39, and C40, form noise filters at the Hall sensor input.

![Figure 8. Schematic of Hall Sensor Connector](image)

**NOTE:** The Hall sensor connection should match with the winding connection for proper operation of the BLDC motor.
### 2.3.9 Temperature Sensing

Figure 9 shows the temperature sensor circuit used to measure the PCB temperature. The LMT87 is an analog output temperature sensor. The temperature sensing element is comprised of a simple base-emitter junction that is forward biased by a current source. The temperature sensing element is then buffered by an amplifier and provided to the OUT pin. The amplifier has a simple push-pull output stage, thus providing a low-impedance output source. The average output sensor gain is 13.6 mV/°C. The temperature sensor placed near the MOSFET and the output of the temperature sensor is used to calibrate the \( V_{DS} \) sense signal. The \( R_{DS\_ON} \) of the MOSFET varies with temperature and hence the \( V_{DS} \) measured across the FET for current sensing has to be calibrated to measure the current accurately by sensing \( V_{DS} \).

**NOTE:** The temperature gradient in the board has to be considered to properly calibrate the \( V_{DS} \) of multiple FETs against \( R_{DS\_ON} \) variation with temperature.

![Figure 9. Schematic of Temperature Sensor](image)

### 2.3.10 Power Stage Design: External Interface Options and Indications

#### 2.3.10.1 Speed Control of Motor

The speed control is done using a potentiometer (POT), and the POT voltage is fed to the ADC of the MCU. The circuit is shown in Figure 10. The POT is supplied from the 3.3 V. A 20k POT can be connected externally to the jumper J1. Connect the fixed terminals of the POT to terminal 1 and 3 of J1 and mid-point to terminal 2 of J1.

The resistor R46 is used to ensure that the speed control reference is zero if the POT terminal is open.

![Figure 10. Schematic of Potentiometer Connection for Speed Control](image)

### 2.3.10.2 Direction of Rotation: Digital Input

The jumper J2 (shown in Figure 11 is used to set the direction of rotation of the motor. Close or open the jumper to change the direction of rotation.

![Figure 11. Schematic of Digital Input to Change Direction of Rotation](image)
2.3.10.3  LED Indications

Figure 12 shows the LED indications provided in the board. The LED D4 indicates the 3.3 V in the board, D2 is tied to FAULT signal from DRV8323, and D3 is driven by a digital I/O in the MCU.

Figure 12. Schematic of LED Indications
3 Hardware, Firmware, Testing Requirements, and Test Results

3.1 Required Hardware

3.1.1 Getting Started Hardware

3.1.1.1 Connector Configuration of TIDA-01485

Figure 13 shows the connector configuration of this reference design, which features the following:

- Two-terminal input for power supply: This pin is used to connect the input DC supply from the battery. The positive and negative terminals can be identified as shown in Figure 13.
- Three-terminal output for motor winding connection: The phase output connections for connecting to the three-phase BLDC motor winding, marked as PHASE W, PHASE V, and PHASE U as shown in Figure 13.
- 3-pin connector J1: This connector can be used to interface an external potentiometer for speed reference. The two fixed terminals of the potentiometer should be connected to 3V3 pin and GND pin. The mid-point of the potentiometer must be connected to the POT pin of the connector.
- 2-pin connector J2: This connector is used for the motor direction change. Externally shorting or opening this connector changes the direction of the rotation of the motor.
- 4-pin connector J3: This is the programming connector for the MSP430F5132 MCU. The two-wire Spy-Bi-Wire protocol is used to program the MSP430F5132.
- 5-pin connector J4: This is the interface for connecting the Hall position sensors from the motor.
- 2-pin connector J6: This connector is used for external UART communication interface. The RX and TX pins are available enabling the communication with external Bluetooth® low energy or Wi-Fi®.
3.1.1.2 Programming the MSP430

The two-wire Spy-Bi-Wire protocol is used to program the MSP430F5132 MCU. Figure 14 shows the four-pin programming connector provided in the reference design board.

See the development tools of the MSP430F5132 for programming options with an external JTAG interface.
Follow these steps to program the MSP430F5132 MCU when the programming supply voltage is provided by the board itself:

1. Remove the motor connections from the board, and power on the input DC supply. Make sure that a minimum of 8-V DC input is applied and 3.3 V is generated in the board.
2. Connect the programmer to the board.
3. Open the CCS software, and then build and debug the code to program the MCU.

**3.1.1.3 Procedure for Board Bring-up and Testing**

Follow this procedure for board bring-up and testing:

1. Remove the motor connections from the board, and power on the input DC supply. Make sure that a minimum of 8-V DC input is applied and the 3.3 V is generated in the board.
2. Program the MCU as detailed in Section 3.1.1.2.
3. Remove the programmer, and switch off the DC input supply.
4. Connect the inverter output to the motor winding terminals. Connect the position Hall sensor inputs to the connector J4, and make sure that the winding connection and Hall sensor connections match.
5. Connect the POT at the interface J1 and set the speed reference.
6. Use a DC power supply with current limit protection and apply 8-V DC to the board. If the Hall sensors and winding are connected properly in the matching sequence, then the motor starts running at a speed set by the POT.
7. If the motor is not rotating and takes high current, or rotates and draws a distorted peak winding current waveform (a proper waveform shape is shown in Figure 26), then check the winding and Hall sensor connection matching and, if wrong, correct it.
8. Adjust the POT voltage for change in speed.
9. To change direction, switch off the DC input, close the jumper J2, and switch on the DC input.

**3.1.2 Firmware**

**3.1.2.1 System Features**

The firmware of this reference design offers the following features and user controllable parameters:

- Trapezoidal control of BLDC motor using digital position Hall sensor feedback
- Overcurrent cycle-by-cycle protection and latch protection using the $V_{DS}$ sensing feature of the DRV8323RS

The firmware system components of this reference design are listed in Table 3.

**Table 3. TIDA-01485 Firmware System Components**

<table>
<thead>
<tr>
<th>SYSTEM COMPONENT</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Development and emulation</td>
<td>Code Composer Studio™ v6.0</td>
</tr>
<tr>
<td>Target controller</td>
<td>MSP430F5132</td>
</tr>
<tr>
<td>PWM frequency</td>
<td>20-kHz PWM (default), programmable for higher and lower frequencies</td>
</tr>
<tr>
<td>PWM mode</td>
<td>Asymmetrical</td>
</tr>
<tr>
<td>Interrupts</td>
<td>Port 2 Interrupt for hall sensor change. CPU Timer D: Implements 20-kHz ISR execution rate ADC interrupt</td>
</tr>
<tr>
<td>PWM generation: Timer configuration</td>
<td>High-side PWM: TIMER TD0.1, Clock = 25 MHz, OUTMOD[2:0] = 2, PWM frequency set for 20 kHz Low-side PWM: TIMER TD0.2, Clock = 25 MHz, OUTMOD[2:0] = 6, PWM frequency set for 20 kHz</td>
</tr>
<tr>
<td>Position feedback: Hall sensor signals</td>
<td>P2.2 → HA P2.1 → HB P2.3 → HC</td>
</tr>
</tbody>
</table>
### 3.1.2.2 Customizing the Reference Code

Select the "main.c" file. Parameters exist at the top of the file that can be optimized and are included as the configuration variables. The following section of code shows these parameters:

```c
#define PWM_PERIOD 625 //PWM Frequency (Hz) = 25MHz/(2*PWM_PERIOD)-1
#define MAX_DUTYCYCLE 625 //relative to PWM_PERIOD
#define MIN_DUTYCYCLE 50 //relative to PWM_PERIOD
#define ACCEL_RATE 320 // Ramp up time to full scale duty cycle = (Full scale duty cycle) * ACCEL_RATE * PWM_PERIOD/PWM_Frequency
#define DEAD_TIME 1 // Dead time from MSP430 = DEAD_TIME * 0.04 uS (for 25MHz clock)
#define Block_Rotor_Duration 1250 //Blocked_rotor shut off time(s) = Block_Rotor_Duration*30000/clock frequency
```

#### 3.1.2.2.1 PWM_PERIOD

PWM_PERIOD sets the value in capture and compare register 0 of Timer_D0. The Timer_D is initialized to operate at 25 MHz; see Equation 4 to calculate the PWM frequency. The TIMER_D PWM is configured in up-down mode.

\[
\text{PWM frequency (Hz)} = \frac{25 \text{ MHz}}{(2 \times \text{PWM\_PERIOD})-1}
\]  

(4)

For example, with PWM_PERIOD = 625, PWM frequency = 20 kHz.

#### 3.1.2.2.2 MAX_DUTYCYCLE

MAX_DUTYCYCLE sets the maximum duty cycle the user can set. Every time, the duty cycle input command is compared to the MAX_DUTYCYCLE. If the duty cycle input command exceeds the MAX_DUTYCYCLE, the target duty cycle is set to the MAX_DUTYCYCLE. This number is relative to the PWM_PERIOD.

#### 3.1.2.2.3 MIN_DUTYCYCLE

MIN_DUTYCYCLE sets the minimum duty cycle that can be applied to the motor. This number is relative to the PWM_PERIOD.
3.1.2.4 ACCEL_RATE

ACCEL_RATE defines how fast the motor will accelerate. For a motor with greater inertia or if it needs a longer time to accelerate, set this number to a high value such as 2000. Motors that can quickly ramp up can use a smaller ACCEL_RATE to decrease the startup time. In the application program, the start ramp-up time and the ACCEL_RATE required can be calculated using Equation 5 and Equation 6.

\[
\text{Ramp-up time to full-scale duty cycle} = \frac{\text{Full-scale duty cycle} \times \text{ACCEL RATE} \times \text{PWM PERIOD}}{\text{PWM frequency}}
\]  

\[
\text{ACCEL RATE} = \frac{\text{Ramp-up time to full-scale duty cycle} \times \text{PWM frequency}}{\text{Full-scale duty cycle} \times \text{PWM PERIOD}}
\]

For example: To ramp up from a 0% to 100% duty cycle (full-scale duty cycle = 1) in 10 seconds, provided the PWM frequency = 20 kHz, the ACCEL_RATE can be calculated as ACCEL_RATE = 320.

3.1.2.5 Block_Rotor_Duration

Block_Rotor_Duration defines the time duration in which the motor blocked rotor condition is allowed before the controller turns off all the PWM. The time taken to turn off all the PWM when the motor is blocked can be calculated using Equation 7.

\[
\text{Blocked rotor PWM turnoff time (s)} = \frac{\text{Block_Rotor_Duration} \times 30,000}{25 \text{MHz}}
\]

Where:

- 25 MHz is the TIMER_D clock frequency

For example, if the user wants to turn off the motor if a blocked rotor condition is observed for 1.5 seconds, then:

\[
\text{Block_Rotor_Duration} = \frac{1.5 \times 25 \text{ MHz}}{30,000} = 1250
\]

3.1.2.3 Configuring the DRV8323 Registers (drv8323.c)

The register settings of the DRV8323 can be modified by selecting and modifying the file "drv8323.c". See the function "DRV8x_Analog_Init()" to initialize the DRV8323 with modified values. The code snippet of the function is given as follows:

```c
void DRV8x_Analog_Init(void) {
    SPI_Write(0x03, 0x03BF);
    delay_1ms(1);
    SPI_Write(0x03, 0x03BF);
    delay_1ms(1);
    SPI_Write(0x02, 0x0100);
    delay_1ms(1);
    SPI_Write(0x04, 0x06FF);
    delay_1ms(1);
    SPI_Write(0x05, 0x0160);
    delay_1ms(1);
    SPI_Write(0x06, 0x0683);
    delay_1ms(1);
}
```

See the DRV8323 datasheet for a detailed understanding of register settings.

3.1.2.4 Initializing SPI Communication Between DRV8323 and MSP430 (drv8323.h)

The register initialization for the DRV8323 is done by means of SPI communication. The SPI communication pins are connected to the ports of the MSP430 MCU. See "drv8323.h" to assign and initialize the ports of the MSP430 MCU for SPI communication. The TIDA-01485 reference design uses port connections as given in Table 4.
Table 4. SPI Communication Interface Between DRV8323 and MSP430

<table>
<thead>
<tr>
<th>DRV8323 PIN</th>
<th>MSP430G2553 PIN</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCS</td>
<td>PJ.0</td>
</tr>
<tr>
<td>SCLK</td>
<td>PJ.1</td>
</tr>
<tr>
<td>SDI</td>
<td>PJ.2</td>
</tr>
<tr>
<td>SDO</td>
<td>PJ.3</td>
</tr>
</tbody>
</table>

Modify the SPI GPIO settings as per the hardware mapping. For this reference design, the mapping is shown in the following code snippet:

```c
#define CPU_FREQ_MHZ (25)

/*********************************************************************************
* SPI GPIO Settings (Modify according to hardware mapping)
********************************************************************************/
#define M1_SCLK_HIGH (PJOUT |= BIT1)
#define M1_SCLK_LOW (PJOUT &= ~BIT1)
#define M1_SDI_HIGH (PJOUT |= BIT2)
#define M1_SDI_LOW (PJOUT &= ~BIT2)
#define M1_SDO_LEVEL ((PJIN &= BIT3)?(1):(0))
#define M1_nSCS_HIGH (PJOUT |= BIT0)
#define M1_nSCS_LOW (PJOUT &= ~BIT0)

/********************************************************************************/
```

### 3.1.2.5 Running Project in CCS

To run this project in CCS:

1. Install CCS and import the project "TIDA-01485_Firmware_V1.0".
2. Read through Section 3.1.2.1 to Section 3.1.2.4 to customize the code.
3. Power up the board with an external supply as described in Section 3.1.1 and connect the programmer.
4. Build and debug the modified project to download the code to the MSP430F5132.
3.2 Testing and Results

3.2.1 Test Setup

Figure 15 shows the load setup used to test the motor. The load is an electrodynamometer-type load by which the load torque applied to the motor can be controlled.

Figure 15. Board and Motor Test Setup

3.2.2 Functional Tests

3.2.2.1 3.3-V Power Supply Generated by Step-Down Converter

Figure 16 shows the 3.3 V generated from the step-down converter and the ripple in the 3.3-V rail.

Figure 16. Output Voltage of 3.3 V From Step-Down Converter and 3.3-V Voltage Ripple

3.2.2.2 Microcontroller PWM and Gate Driver Output

Figure 17 shows the PWM scheme used in the board for trapezoidal control of the BLDC motor. The controls is a six-step block commutation where PWM is applied to top switch and bottom switch is operated in active freewheeling.
Figure 17. Low- and High-Side FET PWM Generated by MCU for Trapezoidal Control

Figure 18 shows the gate drive output voltage of the DRV8323 and the corresponding MCU PWM signals at a DC bus voltage of 36-V DC. The gate drive voltage is approximately 11 V, which means effective gate driving of standard MOSFETs. Figure 19 shows the gate drive voltage of the DRV8323 at a DC bus voltage of 8 V. The gate drive output voltage is approximately 6.5 V.

Figure 18. Low- and High-Side Gate Drive Voltage at 36-V DC
3.2.2.3 Dead Time From DRV8323

Figure 20 and Figure 21 shows the high-side and low-side gate source voltage from the DRV8323, which shows the dead time inserted by the DRV8323 at both the edges of the PWM. The dead is programmed to 100 ns. The DRV8323 inserts the dead time after the $V_{GS}$ handshake.
3.2.2.4 MOSFET Switching Waveforms

Figure 22 to Figure 25 show the $V_{DS}$ and $V_{GS}$ waveforms of the low-side and high-side MOSFETs at a gate current of the DRV8323 (IDRIVE) is set at a 120-mA source (the low gate charge of the CSD88599 allows low source current) and a 2-A sink current. Switching waveforms are clean without much overvoltage ringing due to the following:

- The power block has both the high-side and low-side switches in same package, which reduces the parasitic inductance and hence reduces the phase node voltage ringing.
- The current controlled gate driver with slew rate control helps to optimize the switching.
- The IDRIVE and TDRIVE features of the gate driver helps to shape the gate current to optimize the switching.

Figure 21. Dead Time at Trailing Edge of Low-Side $V_{GS}$

Figure 22. Turnon: Low-Side $V_{GS}$ and $V_{DS}$ at 12-A Winding Current
Figure 23. Turnoff: Low-Side $V_{GS}$ and $V_{DS}$ at 18-A Winding Current

Figure 24. Turnon: High-Side $V_{GS}$ and $V_{DS}$ at 14-A Winding Current
3.2.3 Load Test

The reference design board is tested with an external BLDC motor and load using the test setup in Figure 15. The testing is done with and without heat sink at different airflow conditions and different duty cycles. The key results are summarized in Section 3.2.3.1 through Section 3.2.3.3.

3.2.3.1 Load Test Without Heat Sink

Figure 26 shows the motor winding current and winding voltage waveforms at a 36-V DC input and a 17.4-A_{RMS} winding current. The result is listed in Table 5. The testing is done at 100% duty cycle. Figure 27 shows the steady state thermal image of the board at the same condition, captured after 10 minutes of continuous running. The maximum FET temperature observed is 88°C.

Table 5. Load Test Results at 100% Duty Cycle Without Heat Sink

<table>
<thead>
<tr>
<th>VDC (V)</th>
<th>IDC (A)</th>
<th>WINDING CURRENT (RMS) (A)</th>
<th>INPUT POWER (W)</th>
<th>MAXIMUM FET TEMPERATURE</th>
</tr>
</thead>
<tbody>
<tr>
<td>36</td>
<td>19.4</td>
<td>17.4</td>
<td>698</td>
<td>88°C</td>
</tr>
</tbody>
</table>
Figure 26. Load Test Results at 36-V DC Input, 17.4-A_{RMS} Winding Current, 100% Duty Cycle

Figure 27. Thermal Image at 36-V DC Input, 17.4-A_{RMS} Winding Current, 100% Duty Cycle

Figure 28 shows the motor winding current and winding voltage waveforms at a 36-V DC input and a 18.6-A_{RMS} winding current at 95% duty cycle. The result is listed in Table 6. The testing is done at 95% duty cycle. Figure 29 shows the steady state thermal image of the board at the same condition, captured after 10 minutes of continuous running. The maximum FET temperature observed is 102°C.

Table 6. Load Test Results at 95% Duty Cycle Without Heat Sink

<table>
<thead>
<tr>
<th>VDC (V)</th>
<th>IDC (A)</th>
<th>WINDING CURRENT (RMS) (A)</th>
<th>INPUT POWER (W)</th>
<th>MAXIMUM FET TEMPERATURE</th>
</tr>
</thead>
<tbody>
<tr>
<td>36</td>
<td>19.3</td>
<td>18.6</td>
<td>695</td>
<td>102°C</td>
</tr>
</tbody>
</table>
Winding current
Voltage measured across phase node and board ground

Figure 28. Load Test Results at 36-V DC Input, 18.6-A_{RMS} Winding Current, 95% Duty Cycle

Figure 29. Thermal Image at 36-V DC Input, 18.6-A_{RMS} Winding Current, 95% Duty Cycle

3.2.3.2 Load Test With Heat Sink

Figure 30 shows a board image with the heat sink connected. The testing is done at a 95% duty cycle with the top-side heat sink connected. The result is listed in Table 7. Figure 31 shows the steady-state thermal image of the board at the same condition, captured after 10 minutes of continuous running. The maximum FET temperature observed is 98°C.
Table 7. Load Test Results at 95% Duty Cycle With Heat Sink

<table>
<thead>
<tr>
<th>VDC (V)</th>
<th>IDC (A)</th>
<th>WINDING CURRENT (RMS) (A)</th>
<th>INPUT POWER (W)</th>
<th>MAXIMUM FET TEMPERATURE</th>
</tr>
</thead>
<tbody>
<tr>
<td>36</td>
<td>26.2</td>
<td>25.3</td>
<td>943</td>
<td>98°C</td>
</tr>
</tbody>
</table>

Figure 30. Board Image With Heat Sink

Figure 31. Thermal Image at 36-V DC Input, 25.3-A\textsubscript{RMS} Winding Current, 95% Duty Cycle
3.2.3.3 Load Test at Different Airflow Conditions

The testing is done with and without the heat sink at different airflow conditions and different duty cycles. The key results are summarized in Table 8 and the effect of airflow at different test conditions are plotted in Figure 32 to Figure 35.

Table 8. Summary of Load Test Results at Different Conditions

<table>
<thead>
<tr>
<th>VDC (V)</th>
<th>IDC (A)</th>
<th>WINDING CURRENT (RMS) (A)</th>
<th>INPUT POWER (W)</th>
<th>MAXIMUM FET TEMPERATURE</th>
<th>DUTY CYCLE</th>
<th>AIRFLOW (LFM)</th>
<th>TEST CONDITION</th>
</tr>
</thead>
<tbody>
<tr>
<td>TESTING WITHOUT HEAT SINK AT DUTY CYCLE = 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>36</td>
<td>19.4</td>
<td>17.4</td>
<td>698.0</td>
<td>90.0°C</td>
<td>1</td>
<td>0</td>
<td>No heat sink</td>
</tr>
<tr>
<td>36</td>
<td>24.8</td>
<td>22.6</td>
<td>892.8</td>
<td>89.0°C</td>
<td>1</td>
<td>300</td>
<td>No heat sink</td>
</tr>
<tr>
<td>36</td>
<td>26.6</td>
<td>24.4</td>
<td>957.6</td>
<td>90.4°C</td>
<td>1</td>
<td>400</td>
<td>No heat sink</td>
</tr>
<tr>
<td>36</td>
<td>28.0</td>
<td>25.7</td>
<td>1008.0</td>
<td>93.0°C</td>
<td>1</td>
<td>500</td>
<td>No heat sink</td>
</tr>
<tr>
<td>TESTING WITHOUT HEAT SINK AT DUTY CYCLE = 0.95</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>36</td>
<td>19.3</td>
<td>18.6</td>
<td>693.036</td>
<td>102°C</td>
<td>0.95</td>
<td>0</td>
<td>No heat sink</td>
</tr>
<tr>
<td>36</td>
<td>26.1</td>
<td>25.2</td>
<td>938.952</td>
<td>103°C</td>
<td>0.95</td>
<td>400</td>
<td>No heat sink</td>
</tr>
<tr>
<td>TESTING WITHOUT HEAT SINK AT DUTY CYCLE = 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>36</td>
<td>30.1</td>
<td>27.1</td>
<td>1085</td>
<td>107°C</td>
<td>1</td>
<td>0</td>
<td>With heat sink</td>
</tr>
<tr>
<td>36</td>
<td>30.0</td>
<td>27.1</td>
<td>1080</td>
<td>84°C</td>
<td>1</td>
<td>100</td>
<td>With heat sink</td>
</tr>
<tr>
<td>TESTING WITH HEAT SINK AT DUTY CYCLE = 0.95</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>36</td>
<td>26.2</td>
<td>25.3</td>
<td>942.678</td>
<td>99.0°C</td>
<td>0.95</td>
<td>0</td>
<td>With heat sink</td>
</tr>
<tr>
<td>36</td>
<td>28.5</td>
<td>27.5</td>
<td>1024.650</td>
<td>81.0°C</td>
<td>0.95</td>
<td>100</td>
<td>With heat sink</td>
</tr>
<tr>
<td>36</td>
<td>28.5</td>
<td>27.5</td>
<td>1024.650</td>
<td>70.2°C</td>
<td>0.95</td>
<td>200</td>
<td>With heat sink</td>
</tr>
</tbody>
</table>

Figure 32. Load Test Results at 36-V DC Input, 100% Duty Cycle Without Heat Sink at Different Airflow
Figure 33. Load Test Results at 36-V DC Input, 95% Duty Cycle Without Heat Sink at Different Airflow

Figure 34. Load Test Results at 36-V DC Input, 100% Duty Cycle With Heat Sink at Different Airflow
3.2.4 Inverter Efficiency

The inverter efficiency is experimentally tested with a load setup as shown in Figure 15. The test results without a heat sink and at a 100% duty cycle are listed in Table 9. The test results without a heat sink and at a 95% duty cycle are listed in Table 10.

Table 9. Inverter Efficiency Test Results at 100% Duty Cycle Without Heat Sink and Without Airflow

<table>
<thead>
<tr>
<th>INPUT DC VOLTAGE (V)</th>
<th>INPUT DC CURRENT (A)</th>
<th>RMS WINDING CURRENT (A)</th>
<th>DC INPUT POWER (W)</th>
<th>INVERTER OUTPUT POWER (W)</th>
<th>INVERTER EFFICIENCY</th>
<th>INVERTER LOSS (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>36.11</td>
<td>2.53</td>
<td>2.12</td>
<td>91.44</td>
<td>90.99</td>
<td>99.51%</td>
<td>0.45</td>
</tr>
<tr>
<td>35.95</td>
<td>7.10</td>
<td>5.99</td>
<td>255.32</td>
<td>254.46</td>
<td>99.66%</td>
<td>0.86</td>
</tr>
<tr>
<td>35.91</td>
<td>11.77</td>
<td>10.13</td>
<td>422.76</td>
<td>420.81</td>
<td>99.54%</td>
<td>1.95</td>
</tr>
<tr>
<td>35.92</td>
<td>16.34</td>
<td>14.31</td>
<td>586.91</td>
<td>582.81</td>
<td>99.30%</td>
<td>4.10</td>
</tr>
<tr>
<td>35.81</td>
<td>20.83</td>
<td>18.57</td>
<td>745.80</td>
<td>739.10</td>
<td>99.10%</td>
<td>6.70</td>
</tr>
<tr>
<td>35.75</td>
<td>25.33</td>
<td>22.87</td>
<td>905.51</td>
<td>895.15</td>
<td>98.86%</td>
<td>10.36</td>
</tr>
</tbody>
</table>

Table 10. Inverter Efficiency Test Results at 95% Duty Cycle Without Heat Sink and Without Airflow

<table>
<thead>
<tr>
<th>INPUT DC VOLTAGE (V)</th>
<th>INPUT DC CURRENT (A)</th>
<th>RMS WINDING CURRENT (A)</th>
<th>DC INPUT POWER (W)</th>
<th>INVERTER OUTPUT POWER (W)</th>
<th>INVERTER EFFICIENCY</th>
<th>INVERTER LOSS (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>36.06</td>
<td>2.21</td>
<td>1.93</td>
<td>79.72</td>
<td>79.03</td>
<td>99.14%</td>
<td>0.69</td>
</tr>
<tr>
<td>35.90</td>
<td>6.65</td>
<td>5.85</td>
<td>238.76</td>
<td>237.51</td>
<td>99.48%</td>
<td>1.25</td>
</tr>
<tr>
<td>35.84</td>
<td>11.12</td>
<td>10.04</td>
<td>398.66</td>
<td>396.08</td>
<td>99.35%</td>
<td>2.58</td>
</tr>
<tr>
<td>35.97</td>
<td>15.48</td>
<td>14.25</td>
<td>556.81</td>
<td>551.60</td>
<td>99.06%</td>
<td>5.21</td>
</tr>
<tr>
<td>35.99</td>
<td>19.76</td>
<td>18.53</td>
<td>711.37</td>
<td>702.68</td>
<td>98.78%</td>
<td>8.69</td>
</tr>
<tr>
<td>36.02</td>
<td>24.00</td>
<td>22.86</td>
<td>864.37</td>
<td>851.69</td>
<td>98.53%</td>
<td>12.68</td>
</tr>
</tbody>
</table>

The test results without a heat sink but with a 300LFM airflow and at a 100% duty cycle are listed in Table 11. The test results without a heat sink but with a 300LFM airflow and at a 95% duty cycle are listed in Table 12.
Table 11. Inverter Efficiency Test Results at 100% Duty Cycle Without Heat Sink and at 300LFM Airflow

<table>
<thead>
<tr>
<th>INPUT DC VOLTAGE (V)</th>
<th>INPUT DC CURRENT (A)</th>
<th>RMS WINDING CURRENT (A)</th>
<th>DC INPUT POWER (W)</th>
<th>INVERTER OUTPUT POWER (W)</th>
<th>INVERTER EFFICIENCY</th>
<th>INVERTER LOSS (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>36.19</td>
<td>2.35</td>
<td>1.95</td>
<td>85.12</td>
<td>84.69</td>
<td>99.49%</td>
<td>0.43</td>
</tr>
<tr>
<td>35.75</td>
<td>7.02</td>
<td>5.89</td>
<td>251.02</td>
<td>250.26</td>
<td>99.70%</td>
<td>0.76</td>
</tr>
<tr>
<td>35.95</td>
<td>11.85</td>
<td>10.08</td>
<td>426.11</td>
<td>424.50</td>
<td>99.62%</td>
<td>1.61</td>
</tr>
<tr>
<td>35.96</td>
<td>16.62</td>
<td>14.30</td>
<td>597.50</td>
<td>594.17</td>
<td>99.44%</td>
<td>3.33</td>
</tr>
<tr>
<td>36.00</td>
<td>21.35</td>
<td>18.56</td>
<td>768.51</td>
<td>763.08</td>
<td>99.29%</td>
<td>5.43</td>
</tr>
<tr>
<td>35.88</td>
<td>26.06</td>
<td>22.91</td>
<td>935.30</td>
<td>927.18</td>
<td>99.13%</td>
<td>8.12</td>
</tr>
<tr>
<td>35.88</td>
<td>28.45</td>
<td>25.40</td>
<td>1020.54</td>
<td>1010.78</td>
<td>99.04%</td>
<td>9.76</td>
</tr>
</tbody>
</table>

Table 12. Inverter Efficiency Test Results at 95% Duty Cycle Without Heat Sink and at 300LFM Airflow

<table>
<thead>
<tr>
<th>INPUT DC VOLTAGE (V)</th>
<th>INPUT DC CURRENT (A)</th>
<th>RMS WINDING CURRENT (A)</th>
<th>DC INPUT POWER (W)</th>
<th>INVERTER OUTPUT POWER (W)</th>
<th>INVERTER EFFICIENCY</th>
<th>INVERTER LOSS (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>36.16</td>
<td>2.07</td>
<td>1.81</td>
<td>74.77</td>
<td>74.10</td>
<td>99.11%</td>
<td>0.67</td>
</tr>
<tr>
<td>36.04</td>
<td>6.59</td>
<td>5.80</td>
<td>237.45</td>
<td>236.29</td>
<td>99.51%</td>
<td>1.16</td>
</tr>
<tr>
<td>36.02</td>
<td>11.08</td>
<td>10.02</td>
<td>399.27</td>
<td>397.02</td>
<td>99.43%</td>
<td>2.26</td>
</tr>
<tr>
<td>36.00</td>
<td>15.46</td>
<td>14.26</td>
<td>556.34</td>
<td>552.22</td>
<td>99.26%</td>
<td>4.12</td>
</tr>
<tr>
<td>35.94</td>
<td>19.73</td>
<td>18.57</td>
<td>708.96</td>
<td>702.00</td>
<td>99.02%</td>
<td>6.96</td>
</tr>
<tr>
<td>35.90</td>
<td>24.07</td>
<td>22.89</td>
<td>864.20</td>
<td>853.33</td>
<td>98.74%</td>
<td>10.87</td>
</tr>
<tr>
<td>35.98</td>
<td>26.13</td>
<td>25.13</td>
<td>940.30</td>
<td>927.55</td>
<td>98.64%</td>
<td>12.74</td>
</tr>
</tbody>
</table>

The efficiency curve of these test conditions are plotted in Figure 36.

Figure 36. Inverter Efficiency versus Output Power

The reference design could achieve the high efficiency due to the following key factors:
- Low $R_{DS\text{ON}}$ of the MOSFET power block reducing the conduction losses
- Clean FET switching reducing the switching losses and diode losses
- Power block allows small PCB form factor and hence enable low PCB track resistance leads to
minimum PCB losses

- The $V_{GS}$ handshake feature of the gate driver allows minimum dead time, reducing the diode loss.

### 3.2.5 Inverter Current Sensing by $V_{DS}$ Amplification

The inverter leg current sensing is done by monitoring the $V_{DS}$ of the low-side MOSFETs. Figure 37 shows the test results at a 100% duty cycle. As shown in Figure 17, at a 100% duty cycle the low-side FET conducts for a 120-degree electrical period and that corresponds to the negative half cycle of the corresponding phase current waveform as shown in Figure 37. The waveform is captured at the test conditions given in Table 13.

#### Table 13. Test Condition for Inverter Current Sensing by $V_{DS}$ Monitoring Using DRV8323

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Measured MOSFET $R_{DS,ON}$ at 25°C</td>
<td>1.83 mΩ</td>
</tr>
<tr>
<td>DRV8323 current sense amplifier gain</td>
<td>20 V/V</td>
</tr>
<tr>
<td>DRV8323 current sense amplifier reference voltage</td>
<td>$V_{REF}/2 = 1.64$ V (measured on the board)</td>
</tr>
<tr>
<td>DRV8323 – $t_{DRIVE}$</td>
<td>1 µs</td>
</tr>
</tbody>
</table>

Figure 37 shows the DRV8323 Current Sense Amplifier Output at 100% Duty Cycle.

Figure 38 shows the test results at a 52% duty cycle. As shown in Figure 17, at a 52% duty cycle the low-side FET conducts for a 120-degree electrical period and conducts complimentary to the top-side PWM during the positive winding current. The waveforms are captured at same conditions as given in Table 13.

Figure 39 shows the PWM zoomed view with these conditions and shows that the sense amplifier output is pretty clean with minimum switching noise, allowing a fast and accurate current sample.
3.2.6 Overcurrent and Short-Circuit Protection Test

3.2.6.1 Cycle-by-Cycle Overcurrent Protection by $V_{DS}$ Monitoring

Figure 40 shows the cycle-by-cycle peak current limit by the DRV8323 when the motor is loaded more than the set current limit. The test conditions are specified in Table 14.

Table 14. Test Condition for Cycle-by-Cycle Overcurrent Protection by DRV8323

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Measured MOSFET $R_{DS,ON}$ at 25°C</td>
<td>1.83 mΩ</td>
</tr>
<tr>
<td>$V_{DS}$ threshold</td>
<td>0.06 V</td>
</tr>
<tr>
<td>DRV8323 – $I_{DRIVE}$</td>
<td>1 μs</td>
</tr>
</tbody>
</table>
Table 14. Test Condition for Cycle-by-Cycle Overcurrent Protection by DRV8323 (continued)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Duty cycle deglitch time (OCP_DEG)</td>
<td>2 µs</td>
</tr>
<tr>
<td>DRV8323 – TDRIVE overcurrent protection mode (OCP_MODE)</td>
<td>Overcurrent causes an automatic retrying fault</td>
</tr>
</tbody>
</table>

Figure 40. Cycle-by-Cycle Overcurrent Limit by DRV8323

Assuming the junction temperature of 75°C, the $R_{DS\_ON}$ at 75°C ≈ 2.379 mΩ (approximately 1.3 times the $R_{DS\_ON}$ at 25°C, from the CSD88599Q5DC datasheet).

Current limit threshold = $V_{DS\_threshold} / R_{DS\_ON}$ = 25.22 A

Figure 40 shows that the current is limited at 32.4 A. Figure 41 shows the zoomed view where the PWM shuts off when the current hits 32.4 A and the fault is created. The fault reset at the next PWM rising edge.

Figure 41. Cycle-by-Cycle Overcurrent Limit Showing PWM Shutoff
### 3.2.6.2 Cycle-by-Cycle Short-Circuit Protection by \(V_{DS}\) Monitoring

The test conditions as per Table 15 are used for all the test results in this section and Section 3.2.6.3.

#### Table 15. Test Conditions for Short-Circuit Protection by \(V_{DS}\) Monitoring

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Measured MOSFET (R_{DS,ON}) at 25°C</td>
<td>1.83 mΩ</td>
</tr>
<tr>
<td>(V_{DS}) threshold</td>
<td>0.06 V</td>
</tr>
<tr>
<td>DRV8323 – (t_{DRIVE})</td>
<td>1 µs</td>
</tr>
<tr>
<td>Deglitch time (OCP_DEG)</td>
<td>2 µs</td>
</tr>
<tr>
<td>Supply voltage</td>
<td>36 V</td>
</tr>
</tbody>
</table>

Current limit threshold = \(V_{DS}\) threshold / \(R_{DS,ON}\) = 32.7 A

This means once the current of 32.7 A reaches the \(V_{DS}\) comparator in the gate driver trips and wait for a delay deglitch period set by OCP\_DEG, before turning off the MOSFET, to ensure that the overcurrent trip is caused by actual overcurrent event and not by any noise signal. But the circuit current increases from 32.7 A to a higher value within the deglitch time. The increase in current is determined by OCP\_DEG, short circuit resistance, inductance, and applied DC bus voltage.

For example, assuming:
- Short circuit inductance, \(L_{SC}\) = 2 µH
- Driving voltage during short circuit = 36 V (VDC)
- Short circuit resistance, \(R_{SC}\) = 0 Ω (for simplicity of analysis)

The increase in current in OCP\_DEG can be calculated as in Equation 8.

\[
\Delta I = \frac{V_{SC}}{L_{SC}} \times \Delta t = 36 \text{ A}
\]  

(8)

The inverter is shorted with a copper wire at the output of the three-phase inverter of this reference design. The expected peak current setting ≈ 32.7 + 36 = 68.7 A

**Figure 42** shows the test setup to simulate a short circuit at the inverter output.

![Test Setup to Simulate Inverter Short Circuit](image-url)
Figure 43 shows the overcurrent protection acted at around 65 A. Once the current hits 65 A, the PWM shuts off immediately and the response time is less than 1 µs.

Figure 43. Cycle-by-Cycle Overcurrent Protection With Inverter Output Shorted

Figure 44 shows the test setup to simulate a stall current when the motor is rotating. SW is a single-throw, double-pole switch connect between the motor terminals. This switch is used to create a motor winding to a winding short.

Before SW is closed, the motor was rotating at a steady speed. Figure 45 shows the waveforms obtained when the switch SW is closed. When SW is closed, SW carries the short-circuit current. During this condition the motor stops, which causes the Hall state to continue at the current commutation state; therefore, the controller continues to generate the PWM corresponding to this commutation state. The overcurrent protection acted at around 70 A and the PWM shuts off immediately with response time less than 1 µs. Figure 45 shows the test results with motor stall condition.

Figure 44. Test Setup to Simulate Stall Current When Motor is Running
3.2.6.3 **Stall Current Latch Protection by DRV8323 $V_{DS}$ Monitoring**

The same test setup in Figure 44 is used for the stall current protection. Figure 46 shows the test results with latch protection by $V_{DS}$ sensing. When a $V_{DS}$ overcurrent event occurs, the device pulls all gate drive outputs low to put all six external MOSFETs into high-impedance mode. The fault is reported on the nFAULT pin with the specific MOSFET in which the overcurrent event detected is reported through the SPI status registers. Figure 47 shows a zoomed view of Figure 46. The response time from overcurrent detection to the turnoff of the gate drive output is less than 1 µs and the peak current observed is 72 A.
Figure 47. Zoomed View of Overcurrent Latch Protection With Motor Stall by $V_{DS}$ Monitoring

Figure 48 shows the test results of latch protection when the inverter output is shorted. The same test setup in Figure 42 is used for the short-circuit simulation. The latch protection acted at 65 A with $V_{DS}$ reference of 0.06 V.

Figure 48. Overcurrent Latch Protection With Inverter Output Shorted

3.2.7 Testing for Peak Current Capability

Figure 49 shows the winding current of 60 A when the motor is stalled for 2 seconds. Figure 50 shows the thermal image of the board after 2 seconds.

Figure 51 shows the winding current of 100 A when the motor is stalled for 400 ms. Figure 52 shows the thermal image of the board after 400 ms.
Figure 49. Peak Current of 60-A Peak Current in Motor Winding During Motor Stall

Figure 50. Thermal Image of Board After 2 Seconds With 60-A Peak Current in Motor Winding
The board is also tested at single-pulse peak currents of 200 A for 100 ms and 400 A for 10 ms. The testing is done multiple times and MOSFET power blocks operated without failure, showing the reliability of the solution. Figure 53 and Figure 54 show the MOSFET current, $V_{DS}$ voltage, and $V_{GS}$ voltage with this testing. The MOSFET is also tested with multiple-pulse peak currents of 200 A with a 100-ms on-time and a 1% duty cycle. The testing is also done at 400 A with a 10-ms on-time and a 1% duty cycle. The results are shown in Figure 55 and Figure 56.
Figure 53. Single-Pulse Peak Current Testing With 200 A for 100 ms

Figure 54. Single-Pulse Peak Current Testing With 400 A for 10 ms
Figure 55. Multiple-Pulse Peak Current Testing With 400 A for 10 ms With 1% Duty Cycle (990 ms off)

Figure 56. Multiple-Pulse Peak Current Testing With 400 A for 10 ms With 1% Duty Cycle (Zoomed)
3.2.8 Effectiveness of Power Block Top-Side Cooling

The MOSFET power block CSD88599Q5DC comes with a thermally enhanced DualCool package. With an exposed metal top, this power block device allows for a simple heat sink application to draw out heat through the top of the package and away from the PCB for superior thermal performance at higher currents. From the CSD88599Q5DC datasheet:

- Junction-to-case thermal resistance (top of package) \( R_{\text{JC_TOP}} = 2.1^\circ \text{C/W} \)
- Junction-to-case thermal resistance (bottom of package) \( R_{\text{JC_BOT}} = 1.1^\circ \text{C/W} \)

To understand the effectiveness of the top-side heat sink, the board is tested at the conditions specified in Table 16.

Table 16. Load Test With Heat Sink to Evaluate Top-Side Cooling

<table>
<thead>
<tr>
<th>VDC (V)</th>
<th>IDC (A)</th>
<th>WINDING CURRENT (RMS) (A)</th>
<th>DUTY CYCLE</th>
<th>INPUT POWER (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>36</td>
<td>23.6</td>
<td>22.5</td>
<td>95%</td>
<td>850</td>
</tr>
</tbody>
</table>

This reference design uses a single heat sink for all the three power blocks. The design also uses an electrically insulated thermal interface between the heat sink and the power block top case, having a very low thermal impedance \( R_{\text{th}} < 0.5^\circ \text{C/W} \).

Total thermal impedance to top-side heat sink from the FET junction = \( R_{\text{JC_TOP}}/3 + R_{\text{th}} \) (thermal interface).

![Figure 57. Thermal Image of Board at 850 W, Showing Effective Top-Side Cooling](image)

From Figure 57, the difference between the heat sink temperature and maximum temperature observed on the board is 11°C.
4 Design Files

4.1 Schematics
To download the schematics, see the design files at TIDA-01485.

4.2 Bill of Materials
To download the bill of materials (BOM), see the design files at TIDA-01485.

4.3 PCB Layout Recommendations
Use the following layout recommendations when designing the PCB:
• Connect the DRV8323 DVDD 1-μF bypass capacitors directly to the adjacent GND pin to minimize loop impedance for the bypass capacitor.
• Place the PVDD capacitor and charge pump capacitor directly next to the DRV8323.
• Minimize the loop length for the high-side and low-side gate drivers. The high-side loop is from the DRV8323 GH_X to the power MOSFET and returns through SH_X. The low-side loop is from the DRV8323 GL_X to the power MOSFET and returns through GND.
• In this reference design, the PCB is a four-layer layout with a 2-oz (70-micron) copper thickness in every layer. The power tracks are made wide to carry a high current. The tracks are repeated in different layers and are connected by arrays of stitching vias.
• A GND star point is defined in the PCB from where the GND path for the DRV8323 and other signal circuits in the board is tapped.
• For better thermal dissipation from the MOSFET to the PCB, increase the copper area around the MOSFET pad as much as possible. Use arrays of vias under the drain pad of the MOSFET, which will spread heat better to the bottom surface copper area.

4.3.1 Layout Prints
To download the layer plots, see the design files at TIDA-01485.

4.4 Altium Project
To download the Altium project files, see the design files at TIDA-01485.

4.5 Gerber Files
To download the Gerber files, see the design files at TIDA-01485.

4.6 Assembly Drawings
To download the assembly drawings, see the design files at TIDA-01485.

5 Software Files
To download the software files, see the design files at TIDA-01485.
6 Related Documentation

6.1 Trademarks
NexFET, MSP430, Code Composer Studio are trademarks of Texas Instruments. Bluetooth is a registered trademark of Bluetooth SIG. DualCool is a registered trademark of Integrated Comfort Incorporated. Wi-Fi is a registered trademark of Wi-Fi Alliance.

7 Terminology
SPI— Serial peripheral interface
PWM— Pulse width modulation
BLDC— Brushless DC
MCU— Microcontroller unit
FETs, MOSFETs— Metal-oxide-semiconductor field-effect transistor
ESD— Electrostatic discharge
RPM— Rotation per minute
RMS— Root mean square

8 About the Author
MANU BALAKRISHNAN is a systems engineer at Texas Instruments, where he is responsible for developing subsystem design solutions for the Industrial Motor Drive segment. Manu brings to this role his experience in power electronics and analog and mixed signal designs. He has experience in system-level product design of permanent magnet motor drives. Manu earned his bachelor of technology in electrical and electronics engineering from the University of Kerala and his master of technology in power electronics from National Institute of Technology Calicut, India.
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated (‘TI”) technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT. AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI’s standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated