

## TI Designs: TIDM-1018

# Power over Ethernet (PoE) reference design for industrial gateways



### Description

This reference design integrates Power over Ethernet (PoE) with the high-performance SimpleLink™ MSP432E4 Ethernet microcontroller (MCU) with Ethernet to enable customers to develop products for Internet of Things (IoT) such as industrial gateways. The design increases the value of the end application with its ability to derive power over existing network cabling combined with intelligence to gather, process, and exchange data with the cloud.

### Design Resources

<a href="#">TIDM-1018</a>	Design Folder
<a href="#">MSP432E401Y</a>	Product Folder
<a href="#">TPS23753A</a>	Product Folder
<a href="#">TPD2E2U06</a>	Product Folder
<a href="#">TLV431A</a>	Product Folder
<a href="#">TPS737</a>	Product Folder

### Features


- Integrated RJ45, transformer, and diode bridge for PoE power stage for cost-effective BOM
- 7-W isolated output from fly-back converter with provision for both 5-V and 3.3-V output power rails
- Optional power header to supply external DC power from UPS in case of network power failure
- Dual BoosterPack™ plug-in module headers to prototype end applications with wide range of BoosterPack modules from TI (including SimpleLink wireless devices) and third parties
- SimpleLink MSP432E4 software development kit (SDK) examples can be run with minor modifications for evaluation

### Applications

- HVAC gateway
- HVAC system controller
- Security gateway
- Condition monitoring gateway



[ASK Our E2E Experts](#)



An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

## 1 System Description


The MSP432™ SimpleLink MCUs with Ethernet are high-performance Arm® Cortex®-M MCUs with integrated Ethernet MAC and PHY and a wide variety of wired communication interfaces such as universal serial bus (USB), controller area network (CAN), Quad-SPI (QSSI), I<sup>2</sup>C, SPI, UART, and other serial protocols. Featuring a 120-MHz Arm Cortex-M4F CPU, 1MB of Flash and 256kB of SRAM, and advanced cryptography accelerators, MSP432E4 MCUs offer an ample amount of processing resources for developers to implement wired and wireless connectivity stacks and processing algorithms to build IoT-ready, intelligent industrial gateway applications. When integrated with PoE solutions from TI, the MSP432E4 adds a layer of intelligence at the remote node. The MSP432E4 allows customers to leverage their existing network to not only communicate and control devices securely with the PoE solution but also to deliver power, which reduces the system cost in IoT space and adds value to their industrial gateway products. This reference design files include schematics, bill of materials (BOM), layer plots, Altium files, and Gerber files.

Using this reference design as the baseline, customers can further extend their design to develop a smart PoE industrial gateway to connect wired and wireless sensors to the cloud. The MSP432E4 MCUs offer a rich number of additional wired interfaces including USB, CAN, QSPI, SPI, I<sup>2</sup>C, and UART to connect to additional wired sensors and actuators. In addition, customers can also add wireless connectivity such as Sub-1 GHz, *Bluetooth*® low energy, and Wi-Fi® using SimpleLink wireless MCUs and SimpleLink SDK wireless plugins. Finally, the PoE gateway can enable cloud integration by leveraging the network services provided by the SimpleLink MSP432E4 SDK and the cloud plugins.

## 2 System Overview

### 2.1 Block Diagram

Figure 1 shows the PoE for connected IoT block diagram.




Copyright © 2017, Texas Instruments Incorporated

**Figure 1. PoE for Connected IoT Block Diagram**

## 2.2 MSP432E401Y

The MSP432E401Y is a 120-MHz high-performance MCU with 1MB on-chip flash and 256KB on-chip SRAM. The MSP432E401Y MCU also features an integrated Ethernet MAC + PHY for connected applications and cryptographic modules of AES, DES, and SHA for encryption, decryption, and authentication. The device has high-bandwidth interfaces such as memory controller and a high-speed USB 2.0 digital interface. With integration of a number of low- to mid-speed serial interfaces, up to 4-MSPS 12-bit analog-to-digital converter (ADC), and motion control peripherals, the device makes a unique design for a variety of intelligent industrial gateway applications ranging from building automation zone controller and smart grid data concentrators to factory automation and control gateways.

Figure 2 shows the high-level block diagram of the MSP432E401Y MCU.



Copyright © 2017, Texas Instruments Incorporated

Figure 2. MSP432E401Y MCU High-Level Block Diagram

## 2.3 TPS23753A

The TPS23753A is a combined Power over Ethernet (PoE) powered device (PD) interface and current-mode DC-DC controller optimized specifically for isolated converter designs. The PoE implementation supports the IEEE 802.3at standard as a 13-W, type 1 PD. The requirements for an IEEE 802.3at type 1 device are a superset of IEEE 802.3-2008 (originally IEEE 802.3af).

The TPS23753A supports a number of input-voltage ORing options including highest voltage, external adapter preference, and PoE preference.

The PoE interface features an external detection signature pin that can also be used to disable the internal hotswap MOSFET. This allows the PoE function to be turned off. Classification can be programmed to any of the defined types with a single resistor.

The DC-DC controller features a bootstrap start-up mechanism with an internal, switched current source. This provides the advantages of cycling overload fault protection without the constant power loss of a pullup resistor.

The programmable oscillator can be synchronized to a higher-frequency external timing reference. The TPS23753A features improvements for uninterrupted device operation through an ESD event.

## 2.4 TPD2E2U06

The TPD2E2U06 is a dual-channel low capacitance TVS diode ESD protection device. The device offers  $\pm 25$ -kV contact and  $\pm 30$ -kV air-gap ESD protection in accordance with the IEC 61000-4-2 standard. The 1.5-pF line capacitance of the TPD2E2U06 makes the device suitable for a wide range of applications. Typical application interfaces are USB 2.0, LVDS, and I<sup>2</sup>C.

## 2.5 TLV431A

The TLV431 device is a low-voltage 3-terminal adjustable voltage reference with specified thermal stability over applicable industrial and commercial temperature ranges. Output voltage can be set to any value between  $V_{REF}$  (1.24 V) and 6 V with two external resistors. These devices operate from a lower voltage (1.24 V) than the widely used TL431 and TL1431 shunt-regulator references.

When used with an optocoupler, the TLV431 device is an ideal voltage reference in isolated feedback circuits for 3-V to 3.3-V switching-mode power supplies. These devices have a typical output impedance of 0.25  $\Omega$ . Active output circuitry provides a very sharp turn-on characteristic, making them excellent replacements for low-voltage Zener diodes in many applications, including on-board regulation and adjustable power supplies.

## 2.6 TPS737

The TPS737xx family of linear low-dropout (LDO) voltage regulators uses an NMOS pass element in a voltage-follower configuration. This topology is relatively insensitive to output capacitor value and ESR, allowing a wide variety of load configurations. Load transient response is excellent, even with a small 1- $\mu$ F ceramic output capacitor. The NMOS topology also allows very low dropout.

The TPS737xx family uses an advanced BiCMOS process to yield high precision while delivering very low dropout voltages and low ground pin current. Current consumption, when the device is not enabled, is less than 20 nA and ideal for portable applications. These devices are protected by thermal shutdown and foldback current limit.

### 3 Hardware, Software, Testing Requirements and Test Results

This design is a plug-and-play system with minimal user intervention required for either supplying or managing any control I/Os for power to the device.

#### 3.1 Required Hardware and Software

##### 3.1.1 Hardware

##### 3.1.1.1 Test Points, Connectors, Jumpers, Switches, and LEDs

This section gives details about the connectors, test points, and the jumpers that are available on the design for debug, probe, and flexibility of evaluation.

[Table 1](#) lists the test points.

**Table 1. Test Points**

Designator	Description
TP1	MSP432E401YTPDT 1.2-V core voltage test point
TP2	DC-DC converter return
TP3	PoE input, low side
TP4	DC-DC converter output voltage
TP5	Digital ground
TP6	DC-DC converter bias supply
TP7	DC-DC converter return
TP8	Drain terminal of the primary-side switching MOSFET
TP9	Bias voltage regulator
TP10	Gate driver for the primary-side switching MOSFET
TP11	Control loop input to the pulse width modulator (PWM)

Table 2 lists the connectors and jumpers.

**Table 2. Connectors and Jumpers**

Designator	Description
J1A	BoosterPack header
J1B	BoosterPack header
J2A	BoosterPack header
J2B	BoosterPack header
J3	USB header
J4	JTAG debug header
J5	UART header for debug COM port
J6	Integrated RJ45 connector, transformer and rectifier diode
J7	External adapter input connector
J8	5-V output jumper
J9	3.3-V output jumper
J10	PoE input low side from the RJ45 jack
J11	PoE input high side from the RJ45 jack

### 3.1.1.2 Power

There are four potential sources of power in this design:

- The primary power is through the Ethernet RJ45 (J6). The user must ensure that the switch or hub used is PoE PSE equipment.
- The user can power the design by using the external adapter input connector (J7) through a 12-V DC power supply.
- The user can power the design from a 5-V DC power supply by removing the header (J8) and applying 5-V input to Pin-1 of J8.

---

**NOTE:** GND from the external power supply must be connected to TP5.

---

- The user can power the design from a 3.3-V DC power supply by removing the header (J9) and applying 3.3-V input to Pin-1 of J9.

---

**NOTE:** GND from the external power supply must be connected to TP5. In this configuration, the 5 V is not available on the BoosterPack headers.

---

### 3.1.1.3 Connecting a Debugger

To be able to download an application to the MSP432E401Y MCU, the header J4 is provided. This header is a 10-pin 50-mil spacing connector and is compliant to the Arm Cortex 10-pin JTAG standard. If the debugger does not have an Arm Cortex 10-pin header, a small adapter board may be required, and is easily available with most manufacturers of debug pods.

### 3.1.2 Software

Any example from the SimpleLink MSP432E4 SDK or SimpleLink SDK Plugins that supports MSP432E4 can be run on this design. Some minor updates (for example, to the pins used for LEDs and switches) are required while using examples that are built for the MSP-EXP432E401Y LaunchPad kit to be run on this design. [Table 3](#) lists a comparison of pin functions.

**Table 3. Comparison of Pin Functions**

Device Port Pin	MSP-EXP432E401Y LaunchPad Kit	TIDM-1018
PN0	LED D2	Switch S3
PN1	LED D1	Switch S2
PJ0	User switch 1	LED D1
PJ1	User switch 2	LED D2

Recommended gateway and IoT examples:

- [Sub-1GHz and MSP432E4 based Gateway running TI 15.4 Stack](#)
- [MSP-EXP432E401Y Out of Box](#)


## 3.2 Testing and Results

### 3.2.1 Test Results

The following section gives details of the electrical tests completed on the design for PoE power front end.

#### 3.2.1.1 Startup

[Figure 3](#) shows the 5-V and 3.3-V output voltage startup waveforms with no external load and a 48-V input at J6.



CH1 (5 Vout): 1 V/div;  
 CH2 (3.3 Vout): 1 V/div;  
 1 ms/div

**Figure 3. Start-Up Under No Load**

Figure 4 shows the 5-V and 3.3-V output voltage startup waveforms with a 160-mA external load and 48-V input at J6.




Figure 4. Start-Up Under Load Conditions

### 3.2.1.2 Efficiency

Figure 5 shows the converter efficiency with a 48-V input at J6. Jumper J8 was removed, and all loading is on the 5-V output.





Figure 5. Efficiency Chart

### 3.2.1.3 Output Ripple Voltage


Figure 6 shows the 5-V output ripple voltage measured across C46. The 5-V output is loaded by the 3.3-V LDO (approximately 90 mA plus an external 160-mA load on the 5 V).



(20 mV ÷ div, 2 μs ÷ div)

**Figure 6. Ripple Voltage on 5-V Load**

Figure 7 shows the 3.3-V output ripple voltage measured across C52. There is a load on the 3.3-V load that repeats approximately every 60 ms, which results in the noise shown in Figure 7.




(20 mV ÷ div, 100 μs ÷ div)

**Figure 7. Ripple Voltage on 3.3-V Load**

### 3.2.1.4 Load Transients

Figure 8 shows the 5-V output voltage response (AC-coupled) to a load current step from 90 mA to 250 mA. The 90-mA load is the LDO with an external 160-mA load step applied.




(50 mV ÷ div, 100 mA ÷ div, 1 ms ÷ div, 25 mA ÷  $\mu$ s slew rate)

Figure 8. Load Transients on 5-V Output

### 3.2.1.5 Switching Waveforms


Figure 9 shows the drain voltage of Q1 with respect to GNDX. The input voltage is 48 V, and the 5-V output is loaded with the 3.3 V-LDO (90 mA) plus an external 160-mA load.



(20 V ÷ div, 2  $\mu$ s ÷ div)

Figure 9. Switching Waveforms for Q1

Figure 10 shows the anode voltage of D8 with respect to GND. The input voltage is 48 V, and the 5-V output is loaded with the 3.3-V LDO (90 mA) plus an external 160-mA load.



(10 V ÷ div, 2 μs ÷ div)

Figure 10. Switching Waveform for D8

### 3.2.1.6 Control Loop Gain Stability

Figure 11 shows the converter’s loop gain and phase margin. The 5 V is loaded with the 3.3-V LDO (90 mA) plus a 160-mA external load. The input is 48 V at J6.




Figure 11. Control Loop Gain Stability

## 4 Design Files

### 4.1 Schematics

To download the schematics, see the design files at [TIDM-1018](#).

### 4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDM-1018](#).

### 4.3 PCB Layout Recommendations

An important consideration when doing the layout is the trace width for Ethernet and USB signals. The Ethernet and USB interfaces have critical differential impedance requirements. Both Ethernet signal pairs must be routed as a  $100 \Omega \pm 10\%$  differential pair on the top layer of the PCB with a ground plane as a reference. The USB signal pair must be routed as a  $90 \Omega \pm 10\%$  differential pair on the top layer of the PCB with a ground plane as a reference.

The most optimal solution is if the PCB fab house can adjust the stack up and provide for controlled dielectric. The designer must use the PCB tools to set the spacing and width of the traces to get close to the target characteristic impedance. The PCB fab house can then adjust the trace space and width to their specific materials and process.

During the PCB layout, if the PCB fab house has a predefined layer stack up for low-cost process, the user must find the layer stack up information then use this information in PCB tools to get the optimum trace width. The design files have used a low cost variant with the following PCB stack up for four layer PCB's.

Figure 12 shows the PCB layer stack up for TIDM-1018.




Figure 12. PCB Layer Stack Up for TIDM-1018

When the data shown in [Figure 12](#) is entered into the PCB tool, the trace width and space for Ethernet and USB signals are computed, which are listed in [Table 4](#). The most important parameter is the  $Z_{DIFF}$ , which must be within  $\pm 10\%$  tolerance.

**Table 4. Differential Signals Trace Information**

Trace Width (mil)	Trace Thickness (mil)	Trace Height (mil)	Trace Spacing (mil)	$E_R$	$Z_{DIFF}$	$Z_O$
10	0.4	15.8	5	4.2	109.476	84.766
12.8	0.4	15.8	5	4.2	99.336	76.915

#### 4.4 **Altium Project**

To download the Altium project files, see the design files at [TIDM-1018](#).

#### 4.5 **Layout Guidelines**

To download the layout guidelines, see the design files at [TIDM-1018](#).

##### 4.5.1 **Layout Prints**

To download the layout prints for each board, see the design files at [TIDM-1018](#).

#### 4.6 **Gerber Files**

To download the Gerber files, see the design files at [TIDM-1018](#).

#### 4.7 **Assembly Drawings**

To download the assembly drawings, see the design files at [TIDM-1018](#).

### 5 **Software Files**

To download the software files, see the **Software** section under **Related Tools & Software** at [TIDM-1018](#).

### 6 **Related Documentation**

1. Texas Instruments, [System Design Guidelines for the MSP432E4xx Microcontrollers](#)
2. [Saturn PCB Design Toolkit](#)

#### 6.1 **Trademarks**

SimpleLink, BoosterPack, MSP432 are trademarks of Texas Instruments.  
 Arm, Cortex are registered trademarks of Arm Limited.  
*Bluetooth* is a registered trademark of Bluetooth SIG.  
 Wi-Fi is a registered trademark of Wi-Fi Alliance.  
 All other trademarks are the property of their respective owners.

## 7 About the Author

**AMIT ASHARA** is an Application Engineer and Member Group Technical Staff at TI, where he works on developing applications for SimpleLink MSP432E4x family of high performance wired connectivity MCUs. Amit brings to this role his extensive experience in high-speed digital and MCU system-level design expertise. Amit earned his Bachelor of Engineering (BE) from University of Pune, India.

**DAVID STRASSER** is an Applications Engineer and Member Group Technical Staff at TI, working in the Power Design Services group. David specializes in custom power converter designs Power over Ethernet applications. David earned his Bachelor of Science in Electrical Engineering degree (BSEE) from Western Michigan University and his Master of Science in Electrical Engineering degree (MSEE) from the Illinois Institute of Technology.

## Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from November 27, 2017 to January 14, 2019</b>	<b>Page</b>
• Changed document title and target product throughout document to include "industrial gateways" .....	1
• Removed list item that began "Small Form Factor Board..." in <a href="#">Features</a> .....	1
• Changed "examples can be run without modifications" to "examples can be run with minor modifications" in the last item in <a href="#">Features</a> .....	1
• Updated list in <a href="#">Applications</a> .....	1
• Updated the first paragraph in <a href="#">Section 3.1.2, Software</a> .....	7
• Added recommended examples in <a href="#">Section 3.1.2, Software</a> .....	7

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated