**Description**

This reference design is a scalable power supply designed to provide power to the Xilinx® Zynq® UltraScale+™ (ZU+) family of MPSoC devices. The design receives power from a standard DC power supply and provides power to all rails of the Xilinx chipset and DDR memory through a well-defined Samtec socket-terminal strip connection. The design is scalable to support the most basic ZU2CG device with a dual-core Arm® Cortex®-A53 application processor and dual-core Arm Cortex-R5 real-time processor to the ZUxEG products that add graphics processing (GPU) up to the ZU5EV device, which also includes a video Codec unit and up to 16 16.3-Gbps transceivers (MGTH).

**Features**

- 17 Hardware Configurable Power Rails:
  - Nine Buck Converters, Four LDOs, Three Load Switches, One DDR Terminator
  - Easy to Change Any Output Voltage in Hardware
  - Only One Input Voltage Required: 5 V, 6 A (30 W)
  - Ideal Power Supply for the Following Xilinx Products:
    - Zynq UltraScale+ MPSoCs (ZU2CG, ZU3CG, ZU4CG, ZU5CG, ZU2EG, ZU3EG, ZU4EG, ZU5EG, ZU4EV, ZU5EV)
  - Small 3.5-in × 2.5-in PCB for Use as a Prototyping Tool

**Applications**

- Industrial—Factory Automation and Control:
  - Programmable Logic Controller (PLC): CPU (PLC Controller)
  - Machine Vision: Vision Computer
  - Industrial Robots: CPU Board
- Industrial—Medical, Healthcare, and Fitness:
  - Imaging: Ultrasound Scanners
- Automotive—Advanced Driver Assistance Systems:
  - ADAS Camera: Surround View ECU
1 System Description

This reference design is intended to be used as a prototyping tool for developing innovative applications using the Xilinx Zynq Ultrascale+ (ZU+) MPSoC devices. The 10 ZU+ products that can be powered from this reference design, ZU2CG-ZU5EV, are all available in a C784 package (784-pin, 28 rows by 28 columns of pins, 23 mm × 23 mm, 0.8-mm pitch BGA).

Prior to Xilinx developing the ZU+ MPSoC, the ability to manufacture SoCs combining multi-core processors and FPGAs was limited to companies with a lot of money to invest in product development. The Xilinx ZU+ MPSoCs significantly reduces this monetary barrier to entry and a wide variety of designers benefit as a result. Although the cost of MPSoCs has reduced, it can be difficult to design a PCB with a device having a large number of pins. The power supply is not the highest priority, but a reliable power supply is important to release a final product to market.

The flexibility of the Xilinx ZU+ devices can be overwhelming to a designer who wants to develop rapid prototypes of new products. This reference design is designed specifically to solve the problem of designing a power supply for the flexible yet complex ZU+ devices. Board designers can focus on routing critical high-speed data and peripheral connections to the ZU+ MPSoC and let this reference design resolve concerns related to power supply design for the many required rails of the ZU+ MPSoC. The board on which the Xilinx ZU+ device is mounted, or the motherboard, simply needs to use the specified Samtec connectors and the designer can wire his or her PCB using Xilinx terminology. The designer can combine this reference design with their newly designed Xilinx ZU+ motherboard prototype, plug in an AC/DC (5 V, 6 A out) adapter to the barrel jack of this reference design, and begin testing.

1.1 Key System Specifications

<table>
<thead>
<tr>
<th>PARAMETER(1)</th>
<th>SPECIFICATIONS</th>
<th>DETAILS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input power source</td>
<td>DC 5 V, 6 A (30 W); applied by a 2.5-mm ID, 5.5-mm OD barrel</td>
<td>YU0506 (Section 3.1)</td>
</tr>
<tr>
<td>VCCINT(2), VCCINT_IO(2), VCCBRAM(3)</td>
<td>0.85 V/0.9 V, ±3%, ≤9.1 A</td>
<td>TPS66C215 (Section 2.3.2)</td>
</tr>
<tr>
<td>VPS_MGRTRAVCC</td>
<td>0.85 V, ±3%, 300 mA</td>
<td>Third TPS22920 load switch (Section 2.3.4)</td>
</tr>
<tr>
<td>VCC_PSINTFP, VCC_PSINTFP_DDR</td>
<td>0.9 V, ±5%, up to 5.75 A</td>
<td>TPS668215 (Section 2.3.2)</td>
</tr>
<tr>
<td>VCCINT_VCU(3)</td>
<td>0.9 V, ±3%, 3 A</td>
<td>TPS54318</td>
</tr>
<tr>
<td>VCCO_PSDDR, VDD(4), VDDQ(4)</td>
<td>1.1 V to 1.5 V (user-defined), IVCIN%, &gt; 500 mA</td>
<td>TPS62067 (Section 2.3.3)</td>
</tr>
<tr>
<td>VMGTAVT (GTH), VMGTAVT (GTY), VCC, VGU_PLL(2)</td>
<td>1.2 V, ±3%, up to 1.35 A</td>
<td>First TPS65023 DCDC1 (Section 2.3.1)</td>
</tr>
<tr>
<td>VCC_PSPLL</td>
<td>1.2 V, ±3%, 100 mA</td>
<td>First TPS22920 load switch (Section 2.3.4)</td>
</tr>
<tr>
<td>VCC_PSAXV, VCC_PSADC</td>
<td>1.8 V, ±5%, 520 mA</td>
<td>First TPS65023 DCDC2 (Section 2.3.1)</td>
</tr>
<tr>
<td>VCCO_PSIO[3:0]</td>
<td>User-defined; shown combined as 1.8 V to 3.3 V, ±5%, 100 mA × 4</td>
<td>First TPS65023 DCDC3 (Section 2.3.1)</td>
</tr>
<tr>
<td>VCC_PSDDR_PLL</td>
<td>1.8 V, ±3%, 100 mA</td>
<td>First TPS65023 LD01 (Section 2.3.1)</td>
</tr>
<tr>
<td>VMGTAVCC (GTH), VMGTAVCC (GTY)</td>
<td>0.9 V, ±3%, 1.3 A</td>
<td>Second TPS65023 DCDC1 (Section 2.3.1)</td>
</tr>
<tr>
<td>VCCAUX, VCCAUX_IO, VCCADC</td>
<td>1.8 V, ±3%, 820 mA</td>
<td>Second TPS65023 DCDC2 (Section 2.3.1)</td>
</tr>
<tr>
<td>VMGTVCCAUX (GTH), VMGVCCAUX (GTY)</td>
<td>1.8 V, ±3%, 100 mA</td>
<td>Second TPS22920 load switch (Section 2.3.4)</td>
</tr>
<tr>
<td>VCC_PSINTLP</td>
<td>0.85 V, ±5%, 400 mA</td>
<td>Second TPS65023 DCDC3 (Section 2.3.1)</td>
</tr>
<tr>
<td>VPS_MGRTRAVTT</td>
<td>1.8 V, ±3%, 100 mA</td>
<td>Second TPS65023 LD01 (Section 2.3.1)</td>
</tr>
<tr>
<td>HDIO VCCO</td>
<td>1.2 V to 3.3 V (user-defined), ±3%, ≤500 mA</td>
<td>Multiple options</td>
</tr>
<tr>
<td>HPD VCCO</td>
<td>1 V to 1.8 V (user-defined), ±3%, ≤500 mA</td>
<td>Multiple options</td>
</tr>
<tr>
<td>VTT, VREFCA (VDDQ/2)</td>
<td>Mid-rail reference voltage for DDR memory</td>
<td>TPS51200 (Section 2.3.5)</td>
</tr>
<tr>
<td>Operating temperature</td>
<td>−40°C to +85°C</td>
<td>Section 2.3</td>
</tr>
<tr>
<td>Solution size (area)(5)</td>
<td>Variant 001: 1.337 in² (863 mm²); Variant 005: 1.894 in² (1222 mm²)</td>
<td>Section 2.1.5</td>
</tr>
<tr>
<td>Form factor (x-y dimensions)</td>
<td>2.5 in × 3.5 in (63.5 mm × 88.9 mm) PCB</td>
<td>Section 2.2</td>
</tr>
</tbody>
</table>

(1) Parameters are listed for Variant 005. All other variants combine rails together or do not require certain rails.

(2) VCCINT can also operate when provided a 0.72-V power rail, as shown in Section 2.1.4.

(3) This parameter is an independent rail for some Xilinx product variants depending on the feature set used in the application.

(4) VDD and VDDQ are common names for the primary DDR memory power supply and not connections on the Xilinx device.

(5) A DDR terminator is optional and a voltage divider can be substituted depending on the DDR memory IC used. The TPS51200 is not included in solution size measurements.
2 System Overview

2.1 Block Diagrams

There are five (5) assembly variants of this reference design. The variants of this reference design are intended to power the Zynq UltraScale+ family and are named according to the desired optimization of the ZU+ device and whether or not the multi-Gigabit transceivers (MGTs) are used. The names used for these board variants are consistent with Xilinx nomenclature. For additional information, refer to the Xilinx references in Section 5.

2.1.1 Variant 001: Always-On, Cost-Optimized (No MGTs)

Figure 1. Block Diagram of Design Variant 001

Notes about Variant 001:

- Use case titled Always On: Cost-Optimized with Only Five Power Regulators (CG or EG Devices) in Xilinx document UG583.
- The second TPS65023 PMIC is not required in this reference design.
- Xilinx power rails containing VMGT refer to the MGTs and are not used in this assembly variant of the reference design.
- When -EV Xilinx devices are used, VCCINT_VCU requires a separate, dedicated 0.9-V supply. The TPS54318 (3-A discrete buck) can be added to the design to support VCCINT_VCU.
- Solution size = 1.337 in² (863 mm²)
2.1.2 Variant 002: Always-On Cost-Optimized (With MGTs)

Notes about Variant 002:

- The second TPS65023 PMIC is added in this variant of the reference design. If the VCCO_PSDDR Xilinx rail current added to the DDR Memory current requirements are less than 1.2 A, then the TPS62067 can be omitted from this design. In this case, the power rail named VCCAUX would alternately be wired to VCCO_PSDDR on the Xilinx motherboard.
- Xilinx power rails containing VMGT refer to the MGTs and are added in this variant of the reference design.
- When -EV Xilinx devices are used, VCCINT_VCU requires a separate, dedicated 0.9-V supply. The TPS54318 (3-A discrete buck) can be added to the design to support VCCINT_VCU.
- Solution size = 1.614 in² (1041 mm²)
2.1.3 Variant 003: PL Performance-Optimized (Rail Consolidation)

Notes about Variant 003:
- The number of power rails in this variant of the reference design is consolidated for performance optimization. If the DDR memory does not require a DDR terminator to sink and source current from the VTT (VDDQ/2) reference node, then the TPS51200 can be omitted from this design. In this case, the rail named VCC_PSINTLP would alternately be wired to VCCO_PSDDR on the Xilinx motherboard.
- When -EV Xilinx devices are used, VCCINT_VCU requires a separate, dedicated 0.9-V supply. The TPS4318 (3-A discrete buck) can be added to the design to support VCCINT_VCU.
- Solution size = 1.614 in² (1041 mm²)
### 2.1.4 Variant 004: Always-On, Power-Efficiency Optimized

#### Notes about Variant 004:
- Use case titled *Always On: Power and/or Efficiency-Optimized Power Rail Consolidation for Low-Power Devices* in Xilinx document UG583.
- Similarly to Variant 002, the second TPS65023 PMIC is added in this variant of the reference design. If the VCCO_PSDDR Xilinx rail combined with the DDR Memory current requirements are less than 1.2 A, then the TPS62067 can be omitted from this design. In this case, the power rail named VCCAUX would alternately be wired to VCCO_PSDDR on the Xilinx motherboard.
- When power-efficiency is optimized, the lowest voltage is used for each rail.
- When -EV Xilinx devices are used, VCCINT_VCU requires a separate, dedicated 0.9-V supply. The TPS54318 (3-A discrete buck) can be added to the design to support VCCINT_VCU.
- Solution size = 1.614 in² (1041 mm²)
2.1.5 Variant 005: Full Power Domain

Notes about Variant 005:

- Use case titled Full Power Domain Flexibility Consolidation in Xilinx document UG583.
- All Xilinx power rails are wired individually, and all components are assembled in this variant of the reference design. As a result, this variant is the standard assembly of this reference design, and all other variants can be derived from this version by removing components from the PCB.
- Rail 14 for VMGTVCCAUX (GTH and GTY) may require additional filtering to meet the 3% tolerance requirement because rail 9 for VCCAUX, VCCAUX_IO, and VCCADC are less sensitive and only require 5% tolerance.
- When -EV Xilinx devices are used, VCCINT_VCU requires a separate, dedicated 0.9-V supply. The TPS5433 (3-A discrete buck) can be added to the design to support VCCINT_VCU.
- Solution size = 1.894 in\(^2\) (1222 mm\(^2\))
2.2 Design Considerations

This reference design is intended to be used during the prototyping phase for any application of a Zynq UltraScale+ ZU2CG-ZU5EV device. To begin prototyping, first select the part in the Zynq family of devices that meets the needs of the application. The next step is to design a motherboard PCB containing the Xilinx MPSoC and the correct Samtec connectors to mate with this reference design. When the motherboard PCB is built, connect the two boards through the Samtec connectors and apply a barrel jack to this reference design to use it as a power supply for the motherboard. Refer to Section 3.1 for more details on the Samtec connectors.

Although intended for prototyping, the overall solution size can be critical for designers. As a result, the entire reference design (including power devices, passive components, connectors, and indicator LEDs) fits on a 3.5 in × 2.5 in PCB. The design is scalable to meet the needs of a variety of Xilinx power profiles; as a result, close attention is paid to silkscreen labeling, highlighting the area used by each device block, and top-side placement of critical power components.

For the solution size of each variant, refer to Section 2.1.

Figure 6. TIDA-01480 Form Factor Conceptual Drawing
### 2.3 Highlighted Products

#### 2.3.1 TPS65023

The TPS65023 device is an integrated power management device for applications that require multiple power rails (see Figure 7). The TPS65023 provides three highly efficient, step-down converters targeted at providing the core voltage, peripheral, I/O, and memory rails in a processor-based system. The core converter allows for on-the-fly voltage changes through a serial interface, allowing the system to implement dynamic power savings. All three step-down converters enter a low-power mode at light load for maximum efficiency across the widest possible range of load currents.

![Figure 7. TPS65023 Simplified Application Circuit](image)

The TPS65023 is chosen for this reference design because it is a densely integrated power management device that provides a high number of power rails in a small package, which is critical to achieve the desired solution size. The Xilinx ZU+ MPSoCs are flexible and can be used in a variety of applications, and the TPS65023 output voltages can be set in hardware for scalability and flexibility in the power supply.

This reference design uses the B revision of the TPS65023, **TPS65023B**, for its improved \( \text{I}^2 \text{C} \) performance over the previous version of the device.

For automotive applications requiring AEC-Q100 qualification, consider using the TPS65023-Q1 in the assembly of this design.

For more relevant information on this device, see [TPS65023x Power Management IC for Li-Ion and Li-Polymer Powered Systems](https://www.ti.com).
2.3.2 **TPS56C215 and TPS568215**

The TPS56C215 is TI’s smallest monolithic, 12-A synchronous buck converter with an adaptive on-time D-CAP3™ Control Mode (see Figure 8). The device integrates low $R_{\text{DS(on)}}$ power MOSFETs that enable high efficiency and offer ease-of-use with a minimum external component count for space-conscious power systems. Competitive features include a very accurate reference voltage, fast load transient response, auto-skip mode operation for light load efficiency, adjustable current limit, and no requirement for external compensation. A forced continuous conduction mode helps meet tight voltage regulation accuracy requirements for performance DSPs and FPGAs. The TPS56C215 is available in a thermally enhanced 18-pin HotRod™ QFN package.

**Figure 8. TPS56C215 Simplified Application Circuit**

The TPS56C215 is chosen for this design to deliver high current (up to 12 A) to the core rail of the Xilinx ZU+ MPSoC. The core rail, VCCINT, requires up to 8.7 A of current for the ZU5xx variant. When a ZU2xx-ZU4xx Xilinx variant is used, two TPS568215 devices can be used instead to reduce overall cost. The end designer can use any combination of one or two TPS5x215 devices required to meet the current needs of the application because the two buck converters are pin-to-pin equivalent.

The $C$ in TPS56C215 is hexadecimal notation, where 0xC converts to decimal 12, meaning that the TPS56C215 is rated for up to 12 A of current at the output. The TPS568215 has an identical simplified application circuit, and the TPS568215 data sheet indicates that this device rated for up to 8 A of current at the output. The circuitry for both devices in this reference design is the same, except that the TPS56C215 requires a physically larger inductor for lower DC resistance and a higher rated current capability. As a result, only the device designated as U5 on this reference design can deliver up to 12 A of continuous current.

For more relevant information on this device, see [TPS56C215 4.5-V to 17-V Input, 12-A Synchronous Step-Down SWIFT™ Converter](https://www.ti.com/csl/slow/36635956512).
2.3.3 TPS62067

The TPS62067 is a highly efficient, synchronous step-down DC/DC converter (see Figure 9). This device provides up to 2 A of output current. With an input voltage range of 2.9 V to 6 V, the device is a perfect fit for power conversion from a 5-V or 3.3-V system supply rail. The TPS62067 operates at a 3-MHz fixed frequency and enters power save mode operation at light load currents to maintain high efficiency over the entire load current range. The power save mode is optimized for low output voltage ripple. The TPS62067 provides an open drain power good output. The TPS62067 converter is optimized for operation with a tiny 1-µH inductor and a small 10-µF output capacitor to achieve smallest solution size and high regulation performance.

![Figure 9. TPS62067 Simplified Application Circuit](image)

Certain applications of the Xilinx ZU+ MPSoCs require an additional dedicated rail to provide power to DDR memory's VDD (VDDQ) power input. For these applications, the TPS62067 is chosen to supply up to 2 A of current with a hardware-configurable output voltage to support DDR2, LP-DDR2, DDR3, LP-DDR3, or DDR4. The default assembly of this reference design sets this voltage to 1.35 V for LP-DDR3.

For automotive applications requiring AEC-Q100 qualification, consider using the TPS62067-Q1 in the assembly of this design.

The TPS62067 features the power-good (PG) output function on pin 6 and is used in this reference design. To use the MODE function (input) on pin 6 to force PWM at a fixed switching frequency (instead of the PG ability), use the TPS62065 and modify the schematic accordingly to change the wiring of the PG output to an input for MODE selection. The AEC-Q100 automotive qualified version of this device, TPS62065-Q1, is also available.

For more relevant information on this device, see TPS6206x 3-MHz, 2-A, Step-Down Converter in 2-mm × 2-mm SON Package.

2.3.4 TPS22920

The TPS22920 is a small, space-saving load switch with controlled turn-on to reduce inrush current (see Figure 10). The device contains a N-channel MOSFET that can operate over an input voltage range of 0.75 V to 3.6 V and switch currents up to 4 A. An integrated charge pump biases the NMOS switch to achieve a minimum switch ON resistance ($R_{ON}$). The switch is controlled by an on/off input (ON), which is capable of interfacing directly with low-voltage control signals. The TPS22920 has a 1250-Ω on-chip resistor for quick output discharge when the switch is turned off, which ensures that the output is not left floating. The TPS22920 has an internally controlled rise time to reduce inrush current. The TPS22920 is available in an ultra-small, space-saving 8-pin CSP package.

![Figure 10. TPS22920 Simplified Application Circuit](image)
This device is chosen for this reference design for two reasons:

1. It is tiny—smaller than the 0603 capacitors at the input and output used in this design.
2. Less wiring—the integrated charge pump means the 5-V system input voltage does not need to be routed to a secondary bias input of the load switch.

For automotive applications requiring AEC-Q100 qualification, consider using the TPS22965-Q1 in a modified version of this reference design. The TPS22965-Q1 is not pin-to-pin compatible with the TPS22920 because the small Die-Size Ball Grid Array (DSBGA) package used for the TPS22920 is not commonly used in automotive applications.

For more relevant information on this device, see TPS22920x 3.6-V, 4-A, 5.3-mΩ On-Resistance, Integrated Load Switch with Controlled Turn-on.

2.3.5 TPS51200

The TPS51200 device is a sink and source double data rate (DDR) termination regulator specifically designed for low input voltage, low-cost, low-noise systems where space is a key consideration (see Figure 11). The TPS51200 maintains a fast transient response and requires a minimum output capacitance of only 20 μF. The TPS51200 supports a remote sensing function and all power requirements for DDR, DDR2, DDR3, DDR3L, Low-Power DDR3, and DDR4 VTT bus termination. In addition, the TPS51200 provides an open-drain PGOOD signal to monitor the output regulation and an EN signal that can be used to discharge VTT during S3 (suspend to RAM) for DDR applications.

![Figure 11. TPS51200 Simplified DDR Application Circuit](image-url)

If a DDR terminator is required by the application, the TPS51200 is used in the reference design because it simply and reliably produces an output voltage at the VO pin (V_{TT} node) that is equal to the voltage at the REFIN pin (half of the voltage labeled VDDQ) by either sinking or sourcing current into the V_{TT} node.

For more relevant information on this device, see TPS51200 Sink and Source DDR Termination Regulator.
2.4 System Design Theory

2.4.1 Buck Converter Output Voltages

All DC/DC buck converters set the output voltage using the same principle. A resistor divider is connected from the output voltage to GND, and the center node of the two resistors is connected to the feedback pin of the converter. Although the name of the feedback pin and the terminology for its voltage can differ from device to device, the same general equation is used to set the voltage for all of the buck converters in this reference design.

The feedback voltage (commonly referred to as $V_{FB}$ or $V_{REF}$) is a constant for each buck converter and can easily be found in the data sheet for that device. For the TPS65023, the feedback voltage for the DC/DC buck converters is called $V_{DEFDCDCx}$. $V_{OUT}$ is the desired output voltage for the buck converter. Generally speaking, $R_2$ is selected first and is treated as a constant to solve for $R_1$ using Equation 1.

$$R_1 = R_2 \times \frac{V_{OUT}}{V_{FB}} - R_2$$

(1)

After two resistors are selected from the component library and placed in the schematic, the output voltage can be calculated using Equation 2 to ensure the voltage is within the desired supply voltage range.

$$V_{OUT} = V_{FB} \times \frac{R_1 + R_2}{R_2}$$

(2)

Figure 12 shows an example of how to set the output voltage for DCDC3 of the TPS65023 using an external resistor divider. This example is shown because wiring the TPS65023 is the most complex in this reference design and the same theory is used for all buck converters.

Figure 12. TPS65023 External Resistor Divider for DCDC3
3 Hardware, Testing Requirements, and Test Results

3.1 Required Hardware

The only hardware required to power on this reference design at full load is a DC power supply capable of delivering 5 V at a current of at least 6 A. The simplest way to apply this power is by connecting a barrel jack plug of an AC/DC adapter into the receptacle J1 with an inner diameter (ID) of 2.5 mm and an outer diameter (OD) of 5.5 mm, where the internal tip has positive (+) polarity and the external sleeve has negative (−) polarity. An AC/DC adapter with generic part number YU0506 is commonly available and meets these requirements.

If an AC/DC adapter meeting these specific requirements is not available, a DC power supply in a lab can be connected to screw terminal J2 by connecting the “+” terminal to pin 1, labeled 5V IN, and the “-” terminal to pin 2, labeled GND.

When the design is used for prototyping an application of the Xilinx Zynq UltraScale+ MPSoC, the mating Samtec connectors for J6 and J7 must be used and must be mounted with relative positions to each other matching the placement of J6 and J7 on the bottom of this board.

- J6 (MPS-04-7.70-01-L-V) mates with MPT-04-6.30-01-L-V:
  - Pin 1 of J6 has X,Y coordinates of 1900 mil, 2472 mil (48.26 mm, 62.789 mm)
- J7 (BSE-060-01-L-D-A) mates with BTE-060-09-L-D-A:
  - Pin 1 of J7 has X,Y coordinates of 1944.25 mil, 197 mil (49.383 mm, 5.004 mm)

The distance from the center of pin 1 on J6 to the center of pin 1 on J7 is +44.74 mil (1.136 mm) horizontally on the X-axis and −2275 mil (57.785 mm) vertically on the Y-axis.
3.2 Testing and Results

3.2.1 Test Setup

A handheld digital multimeter measures the DC output voltages of each power rail output provided by this reference design. Figure 13 shows the setup for this test and highlights the measurement locations probed with the multimeter.

![Figure 13. Setup and Measurement Locations for DC Voltage Measurements](image-url)
Table 2 lists the results of these simple measurements.

A standard DC power supply, an electronic load, and an oscilloscope are used to take load measurements on the output power rails. The voltage is measured at the output capacitor of the DC/DC switching regulator where the output voltage is being sensed by the device. Figure 14 shows the setup for these tests. The VCC_12A rail provided by the TPS56C215 is shown as an example of how the load is applied and how the measurement is taken with the oscilloscope probe. A current probe (not depicted) is also used to monitor the load current and slew rate during load steps.

Figure 14. Setup for Measuring Output Voltages with Load Applied
3.2.2 Test Results

Table 2 lists the power rails measured for DC output voltage using the default component values populated on this reference design. The measurements are done at no load with a handheld multimeter and the component designator, where the measurement is taken, is also listed.

<table>
<thead>
<tr>
<th>POWER RAIL NAME</th>
<th>DEVICE COMPONENT DESIGNATOR</th>
<th>MEASUREMENT COMPONENT DESIGNATOR</th>
<th>DESIRED VOLTAGE (V)</th>
<th>MEASURED VOLTAGE (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDCDC1_A</td>
<td>U1</td>
<td>R139</td>
<td>1.2</td>
<td>1.204</td>
</tr>
<tr>
<td>VDCDC2_A</td>
<td>U1</td>
<td>R143</td>
<td>1.8</td>
<td>1.804</td>
</tr>
<tr>
<td>VDCDC3_A</td>
<td>U1</td>
<td>R141</td>
<td>3.3</td>
<td>3.323</td>
</tr>
<tr>
<td>VLDO1A_1V8</td>
<td>U1</td>
<td>C23</td>
<td>1.8</td>
<td>1.802</td>
</tr>
<tr>
<td>VLDO2A_3V3</td>
<td>U1</td>
<td>C24</td>
<td>3.3</td>
<td>3.301</td>
</tr>
<tr>
<td>VDCDC1_B</td>
<td>U3</td>
<td>R146</td>
<td>0.9</td>
<td>0.902</td>
</tr>
<tr>
<td>VDCDC2_B</td>
<td>U3</td>
<td>R154</td>
<td>1.8</td>
<td>1.806</td>
</tr>
<tr>
<td>VDCDC3_B</td>
<td>U3</td>
<td>R147</td>
<td>0.85</td>
<td>0.862</td>
</tr>
<tr>
<td>VLDO1_B</td>
<td>U3</td>
<td>C48</td>
<td>1.8</td>
<td>1.797</td>
</tr>
<tr>
<td>VLDO2_B</td>
<td>U3</td>
<td>C49</td>
<td>3.3</td>
<td>3.293</td>
</tr>
<tr>
<td>VDCDC1_A_LS1</td>
<td>U2</td>
<td>C11</td>
<td>1.2</td>
<td>1.204</td>
</tr>
<tr>
<td>VDCDC2_B_LS2</td>
<td>U4</td>
<td>C42</td>
<td>1.8</td>
<td>1.806</td>
</tr>
<tr>
<td>VCC_12A</td>
<td>U5</td>
<td>R145</td>
<td>0.9</td>
<td>0.896</td>
</tr>
<tr>
<td>VCC_8A</td>
<td>U7</td>
<td>R150</td>
<td>0.9</td>
<td>0.894</td>
</tr>
<tr>
<td>VCC_10r2A</td>
<td>U8</td>
<td>R152</td>
<td>1.36</td>
<td>1.378</td>
</tr>
<tr>
<td>VCC_12A_LS3</td>
<td>U6</td>
<td>C66</td>
<td>0.9</td>
<td>0.896</td>
</tr>
<tr>
<td>VTT_DDR</td>
<td>U9</td>
<td>R81</td>
<td>0.68</td>
<td>0.689</td>
</tr>
</tbody>
</table>
Figure 15 shows the test results measuring the output voltage of VDCDC1_A with no load applied. Note that PFM mode is entered automatically by the TPS65023B device. This feature can be disabled by writing to the device with I²C commands.

Figure 15. VDCDC1_A No Load Test

Figure 16 shows the test results measuring the output voltage of VDCDC1_A with a full load of 1.7 A applied. Note that the TPS65023B device is in PWM and switching continuously.

Figure 16. VDCDC1_A Full Load Test
Figure 17 shows the test results measuring the output voltage of VDCDC1_A with a load step from 0 A to 1.7 A (100%) applied. Note that the electronic load is set to the maximum slew rate of 25 A/µs, but this slew rate is not fully achieved because of the soft-start feature of the TPS65023B device and the large output capacitance of the power rail.

![Figure 17. VDCDC1_A Load Step Test](image1)

Figure 17. VDCDC1_A Load Step Test

Figure 18 shows the test results measuring the output voltage of VCC_8A with no load applied. Note that PFM mode is entered automatically by the TPS568215 device. This feature can be disabled by changing the resistor divider connected to the MODE pin of the device.

![Figure 18. VCC_8A No Load Test](image2)

Figure 18. VCC_8A No Load Test
Figure 19 shows the test results measuring the output voltage of VCC_8A with a full load of 6.55 A applied as required by the application. Note that the TPS568215 device is in PWM and switching continuously.

Figure 19. VCC_8A Full Load Test

Figure 20 shows the test results measuring the output voltage of VCC_8A with a load step from 0 A to 6.55 A (100%) applied. The application only requires 25% of full load but the TPS568215 is capable of staying in regulation with a full 100% load step. Note that the electronic load is set to the maximum slew rate of 25 A/µs, but this slew rate is not fully achieved because of the soft-start feature of the TPS568215 device and the large output capacitance of the power rail.

Figure 20. VCC_8A Load Step Test
Figure 21 shows the test results measuring the output voltage of VCC_12A with no load applied. Note that PFM mode is entered automatically by the TPS56C215 device. This feature can be disabled by changing the resistor divider connected to the MODE pin of the device.

Figure 21. VCC_12A No Load Test

Figure 22 shows the test results measuring the output voltage of VCC_12A with a full load of 9.1 A applied as required by the application. Note that the TPS56C215 device is in PWM and switching continuously.

Figure 22. VCC_12A Full Load Test
Figure 23 shows the test results measuring the output voltage of VCC_12A with a load step from 5.28 A to 9.1 A (58% to 100%) applied. The application only requires 25% of the full load, and the load step measurement depicted is the largest range that consistently meets the desired 3% tolerance of the output voltage. Note that the electronic load is set to the maximum slew rate of 25 A/µs, but this slew rate is not fully achieved because of the soft-start feature of the TPS56C215 device and the large output capacitance of the power rail.
4 Design Files

4.1 Schematics
To download the schematics, see the design files at TIDA-01480.

4.2 Bill of Materials
To download the bill of materials (BOM), see the design files at TIDA-01480.

4.3 PCB Layout Recommendations
The layout guidelines in each device's data sheet are used as a starting point for placement of critical components for the respective buck converter. For additional guidance on layout, see the EVM User's Guides consulted in Section 5.

This reference design is a six (6) layer PCB with 1-oz. copper thickness and a total thickness of 62 mils. The top (first) and bottom (sixth) layers are used for component placement and for routing signals and power. The second and fifth layers are solid copper GND planes. The innermost layers (third and fourth) are reserved for routing low-speed digital signals and low-current power traces. An example of a low-current power trace would be any of the 200-mA LDOs for the two TPS65023 devices, which have an average trace width of 30 mils.

The shortest routing distance from input to output is for the TPS56C215 12-A converter and for the TPS568215 8-A converter. For these two high-current rails, the input power from VSYS is connected by a solid copper polygonal pour directly to both sets of input capacitors with an approximate distance of 750 mils (19 mm). The output inductor is connected by a solid copper pour directly to the blade of J6 with an approximate distance of 150 mils (3.8 mm). The total worst-case distance from input (VSYS) to output (VCC_12A or VCC_8A), including the device, is less than 2 inches with all routing on the top layer.

All buck converters have at least one pin named AGND, and all components that must connect to AGND (sensitive analog signals such as feedback resistors, comparator resistors, and mode selection resistors) are connected to the AGND pin of the device using a star-point connection. These AGND star-points connect to the GND plane with a single via connected to the AGND and the vias are located near the AGND pin for each device (five AGND-to-GND vias total, one for each device designated as U1, U3, U5, U7, and U8).

To save space, large bypass capacitors that appear in sets of two (2, 4, 6, or 8) alternate placement on top and bottom layers of the PCB with multiple vias placed around the capacitor pad to allow current flow to and from opposite layers of the board. For example, U5 (TPS56C215) requires four output bypass capacitors. C58 and C60 are placed on the top layer while C59 and C61 are placed on the bottom layer with five vias surrounding each pad.

Other than thermal relief vias for devices and drill holes for through-hole components, all vias have a hole size of 7.9 mils and a 14-mil diameter (3-mil annular ring). The minimum trace width for low-speed low-current signal routing is 4 mils around the TPS65023 devices and 6 mils anywhere else on the board.

4.3.1 Layout Prints
To download the layer plots, see the design files at TIDA-01480.

4.4 Altium Project
To download the Altium project files, see the design files at TIDA-01480.

4.5 Gerber Files
To download the Gerber files, see the design files at TIDA-01480.

4.6 Assembly Drawings
To download the assembly drawings, see the design files at TIDA-01480.
5 Related Documentation

6. Texas Instruments, Using the TPS51200 EVM Sink/Source DDR Termination Regulator User's Guide
7. Xilinx, Zynq UltraScale+ MPSoC Product Tables and Product Selection Guide
8. Xilinx, UltraScale Architecture PCB Design, UG583

5.1 Trademarks

E2E, D-CAP3, HotRod, SWIFT are trademarks of Texas Instruments.
Arm, Cortex are registered trademarks of Arm Limited (or its subsidiaries).
UltraScale+ is a trademark of Xilinx Inc.
Xilinx, Zynq are registered trademarks of Xilinx Inc.
All other trademarks are the property of their respective owners.

6 About the Author

BRIAN BERNER joined Texas Instruments as an applications engineer in 2011 after earning his bachelor of science and master of science degrees in electrical engineering from Lehigh University. Prior to joining the Integrated Power Management team, Brian worked as an applications engineer supporting customers using the TPS6598x family of USB Type-C and PD Port Controllers while developing technical content to aid in product development.
## Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from A Revision (March 2018) to B Revision

<table>
<thead>
<tr>
<th>Change Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Added new row in the <em>Key System Specifications</em> table for independent VCCINT_VCU rail, which must be 0.9 V and separate but is only required in ZU4EV and ZU5EV Xilinx devices</td>
<td>2</td>
</tr>
<tr>
<td>• Created separate rail for VCCINT_VCU needed for Xilinx -EV devices for each variant in the <em>Block Diagrams</em> section</td>
<td>3</td>
</tr>
<tr>
<td>• Modified wiring of power outputs to Xilinx rails numbered 1, 5, 10, 12, 3, 9, and 14 in the <em>Block Diagram of Design Variant 005</em> figure to improve sequencing accuracy and to create a separate rail needed for VPS_MGTRAVCC</td>
<td>7</td>
</tr>
</tbody>
</table>

### Changes from Original (December 2017) to A Revision

<table>
<thead>
<tr>
<th>Change Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Deleted references to Artix-7 (now supported by the TIDA-050000 TI Design) in all sections of this document</td>
<td>1</td>
</tr>
<tr>
<td>• Corrected typos and updated the solution sizes for each variant in the <em>Block Diagrams</em> section</td>
<td>3</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated (‘TI”) technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT. AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include, without limitation, TI’s standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated