**TI Designs: TIDEP-0097**

**Cost-Effective In-Vehicle Infotainment System Reference Design**

### Description

This automotive reference design is based on TI's Jacinto™ DRA71x processor and focuses on system level cost savings. The six-layer design reduces PCB costs through optimized via breakout scheme and power distribution network as well as integration of key features. Functionality can be added or removed based on the end product requirements. This design targets applications such as infotainment and reconfigurable digital cluster. The design has a 12-V input with a single PMIC. The design supports HDMI, USB3.0 or USB2.0, TAS6424 digital Class-D amplifier, FPD-Link interface, and many other features. A Linux®, Android™, or QNX based software development kit (SDK) is included.

### Resources

- **TIDEP-0097** Design Folder
- **DRA71x** Product Folder
- **TPS65919-Q1** Product Folder
- **TAS6424-Q1** Product Folder

### Features

- TI Jacinto DRA71x Processor With Integrated Features Help Design Cost-Effective, Feature Rich, Entry Level (Display Audio) Infotainment and Cluster Systems
- DRA71x Superset Processor With 2D and 3D graphics, C66x DSP, and Cortex®-M4 options
- Processor SDK for Linux, Android, and QNX Development With Add-on Packages for Radio and Audio
- Cost Saving Features Include Six-Layer HW Design, Rear View Camera (RVC) Support, Tuner Integration with Software Defined Radio (SDR), Class-D Amplifier and Multi-Sone Audio Support
- Includes TI's Solution and Support for Power, Audio, Processing, and Display

### Applications

- Entry Level In Vehicle Infotainment (IVI) Head Unit
- Digital Cluster
- Radio and Audio Co-processor
- Automotive Amplifier
1 System Description

This reference design is a system that includes the DRA 71x automotive applications processor, a power solution, DRAM (DDR3L), and multiple interface ports an expansion connectors. This system is designed on a six-layer PCB using a unique via breakout scheme, a single PMIC solution, and fewer but integrated functions that allows for lower manufacturing costs without sacrificing quality of the end product. The reference design targets entry level infotainment applications with a high-end look and feel. An HDMI and FPD-Link III port allows for the connection of a high-definition display and rear view camera to provide a rich user interface. A Bluetooth® and Wi-Fi® module, audio and tuner inputs, and USB port are included to allow for connectivity of wireless and wired audio devices for rich output from the Class-D audio amplifier. The optimized power solution allows the design to be powered from a single 12-V power source.

1.1 Key System Specifications

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SPECIFICATIONS</th>
<th>DETAILS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input power source</td>
<td>12-V power adapter or variable power source</td>
<td>Section 3.1.1</td>
</tr>
<tr>
<td>Start-stop</td>
<td>System can run as low as 6V when engine starts</td>
<td>Section 2.2.4</td>
</tr>
<tr>
<td>Battery dropout support</td>
<td>System has 50ms of backup support in case of loss of power</td>
<td>Section 2.2.3</td>
</tr>
<tr>
<td>Class-D audio amplifier</td>
<td>Audio output from input stream</td>
<td>Section 2.2.6</td>
</tr>
<tr>
<td>Global positioning system (GPS)</td>
<td>Module option for GPS, Bluetooth, or Wi-Fi</td>
<td>Section 2.2.7</td>
</tr>
<tr>
<td>TPS65919 PMIC</td>
<td>Single-power solution for SoC</td>
<td>Section 2.3.2</td>
</tr>
<tr>
<td>Six-layer PCB design</td>
<td>Lower-cost PCB solution</td>
<td>Section 2.4.1</td>
</tr>
</tbody>
</table>
2 System Overview

2.1 Block Diagram

2.2 Design Considerations

2.2.1 DRA71x Applications Processor

This reference design uses the DRA71x application processor to integrate and handle all the peripheral inputs and to deliver the outputs to the respected ports. Included features are RVC and SDR capabilities, which take away the requirement for discrete components because they are included in the SoC of the DRA71x. The device features a simplified power supply rail mapping, which enables lower cost PMIC solutions.

2.2.2 Power Architecture

This reference design has optimized power architecture. The input to the design can be a 12-V power source similar to a car battery. The 12-V source is boosted to 16 V and is also bucked down to 3.3 V. The 16 V is used for the media hub, display module, and local USB port. The 16 V is also bucked down to 10.5 V to be used for sensor ports and modules. The 3.3 V is the input to the TPS65919-Q1, which provides a single PMIC power solution for the design. The TPS65919 PMIC is optimized to provide all the power rails for the SoC.
2.2.3 Battery Dropout Protection

This design includes battery dropout protection in case the battery suddenly becomes disconnected or shorted and causes the voltage to drop to 0 V immediately. This protection provides immunity to momentary voltage dropouts that may occur over the life of the vehicle. If the battery becomes disconnected, this protection is specified to power the downstream power rail for as long as 50 ms in cycles. The four parallel 2200-µF capacitors act as a small battery to provide power during the disconnection time. This feature is optional based on the end product, but removing this feature could result in lower design costs. Refer to Section 23.0 in the FordEMC document.

2.2.4 Start-Stop System

Auto start-stop systems are starting to be widely implemented in infotainment systems. A start-stop system or stop-start system automatically shuts down and restarts the engine to reduce the amount of time the engine spends idling, which reduces fuel consumption and emissions. This system applies to cases such as stopping at a red light, stop sign, and so forth. When the engine shuts down and resets many times, the battery voltage drops and normally causes the system to lose power frequently. The reference design has a buck-boost solution using LM5175-Q1 to prevent the system from losing power in these cases. The main specification for the start-stop feature is the system must be able to maintain full functionality all the way down to 6 V while being supplied from the car battery. 6 V is the specification for this design; however, some systems can be designed to be powered with a lower or higher voltage depending on specifications. Some companies require this feature; however, the feature is optional, and if the feature is removed from the design, the removal can reduce cost. Refer to Section 20.0 in the FordEMC document for the timing diagram.

The start-stop feature is end equipment specific. The design can be scaled to leave out the start-stop feature if desired. However, this reference design includes the start-stop feature.

2.2.5 Radio Tuners

The reference design includes an AM, FM, and HD radio receiver to be used in conjunction with the integrated software defined radio. There are two radio tuners in the design: one is only a tuner, and the other is a tuner with an integrated audio CODEC. The single tuner receives the radio signal and sends the signal to the DSP in the SoC for additional processing. The tuner with the built-in CODEC can receive the radio signal and process the signal onsite, which makes this tuner versatile with analog or digital signals and distributes them throughout the audio system. The tuner accepts a coaxial connection that connects to a Rosenberger® FAKRA RF connector.

2.2.6 Class-D Audio Amplifier

The TAS6424-Q1 is a digital Class-D audio amplifier designed to provide four channels with 4-Ω output capability with up to 75-W output power. The outputs are placed on the design to connect speakers to resemble a stereo load. Different amplifier solutions are available.

2.2.7 Bluetooth®, WLAN, GPS

Wireless connectivity is desired for hands-free infotainment use. This reference design includes wireless connectivity capabilities for Bluetooth, WLAN, and GPS. This design supports Standard Bluetooth, BLE, 2G WLAN, and 5G WLAN on the module. The module is built off the chipset from TI WL1873, which offers integrated Wi-Fi, Bluetooth, Bluetooth Smart, and GPS solutions. The module offers an audio solution for AirPlay® receivers, full audio stack streaming, and more infotainment audio streaming options. The WL1873 offers high throughput and extended range with Wi-Fi and Bluetooth coexistence in a power-optimized solution. Only a single dual-band antenna is required for the module. A dual-band 2.4-GHz or 5-GHz PCB antenna is used. The WL1873 provides entry-level GPS capabilities. The GPS feature on the WL1873 module supports two of the four GPS satellite constellations, thus making the module a cost effective solution for entry-level navigation.

There is an option to use a u-blox® M8U module that provides a more-accurate GPS feature because the module supports all four of the satellite constellations around the world and offers 802.11ac for Wi-Fi capabilities. The u-blox module is an option that can be added based off of product requirements.
2.2.8  FPD-Link III
The design includes a 720-p FPD-Link III parallel-to-serial interface (DS90UB921). The interface supports up to 24 bits of data and can operate at pixel rates up to 85 MHz. An interrupt is supported to enable the back-channel communication, which is typically required if supporting touch screen capabilities. Power control to the panel is also supported through SoC GPIO. The SerDes pair is designed for a robust, rear view camera peripheral to be included in the system.

2.2.9  High-Definition Multimedia Interface (HDMI)
The design includes an integrated HDMI interface, which is supported on a type-A HDMI connector. The interface will support 1080 p with 24-b color. A communication channel (DDC/CEC) is supported to the HDMI connector for communication with the HDMI panel. A monitor detect indication is also provided. The DDC/CEC interface and monitor detect signals are translated through the transceiver and can be controlled using GPIO from the SoC.

2.2.10 Universal Serial Bus (USB)
The design includes two integrated USB transceivers. USB3.0 super-speed bus (USB-SS) is supported using port USB-SS to a USB3.0 type-A connector. This interface supports up to 5 Gbps and can operate in host or device mode. Also included is a USB2.0 high-speed interface HUB (USB-HS) and can support rates up to 480 Mbps. All USB interfaces can supply VBUS to peripheral when in host mode by enabling VBUS switch; however, the design cannot be powered from VBUS when in device mode.

2.3 Highlighted Products
This reference design features the following TI devices. Refer to the corresponding datasheets for additional information.

- DRA71x application processor
- TPS65919-Q1
- DS90UB921-Q1
- TAS6424-Q1 or TAS6424L-Q1
- DP83TC811-Q1
- DS90UB934-Q1

2.3.1 DRA71x Infotainment Applications Processor
The DRA71x architecture is designed to deliver high-performance concurrencies for automotive applications in a cost-effective solution, which provides full scalability from the Jacinto6 family of infotainment processors including graphics, voice, HDMI, multimedia, and smartphone projection mode capabilities.

Programmability is provided by a single-core Arm Cortex-A15 RISC CPU with Neon extensions and a TI C66x VLIW floating-point DSP core. The Arm processor allows developers to keep control functions separate from other algorithms programmed on the DSP and coprocessors, which reduces the complexity of the system software.

- Video, image, and graphics processing support:
  - Full-HD video (1920 p × 1080 p, 60 fps)
  - Multiple video input and video output
  - 2D and 3D graphics
- Arm Cortex A-15 microprocessor subsystem
- C66x floating-point VLIW DSP
- DDR3/DDR3L memory interface (EMIF) module
- HDMI encoder
- SuperSpeed USB3.0 dual-role device
2.3.2 TPS65919-Q1 Power Management Unit

The TPS65919-Q1 PMIC integrates four configurable step-down converters with up to 3.5A of output current to power the processor core, memory, I/O, and pre-regulation of LDOs. The device is AEC-Q100 qualified. The power-sequence controller uses one-time programmable (OTP) memory to control the power sequences as well as default configurations such as output voltage and GPIO configurations. The OTP is factory programmed to allow start-up without any required software.

- Qualified for automotive applications
- AEC-Q100 qualified
- System voltage range from 3.135 V to 5.25 V
- Four step-down switched-mode power supply (SMPS) regulators
- Four low-dropout (LDO) linear regulators
- Power sequence control

2.3.3 DS90UB921-Q1 FPD-Link III Serializer

The DS90UB921-Q1 serializer, in conjunction with DS90UB934-Q1 deserializer, provides a complete digital interface for concurrent transmission of high-speed video, audio, and control data for automotive display and image sensing applications.

- Qualified for automotive applications
- AEC-Q100 qualified
- Supports extended high definition (1920 p x 720 p, 60 Hz) digital video format
- AC-coupled coax or shielded-twisted pair (STP) interconnect up to 10 m
- Single 3.3-V operation with 1.8-V or 3.3-V compatible LVCMOS I/O interface

2.3.4 TAS6424-Q1 Class-D Audio Amplifier

The TAS6424-Q1 device is a four-channel digital-input Class-D audio amplifier designed for use in automotive head units and external amplifier modules. The device provides four channels at 27 W into 4 Ω at 10% THD+N and 45 W into 2 Ω at 10% THD+N from a 14.4-V supply and 75 W into 4 Ω at 10% THD+N from a 25-V supply. The Class-D topology dramatically improves efficiency over traditional linear amplifier solutions. The output switching frequency can be set either above the AM band, which eliminates the AM-band interference and reduces output filtering and cost, or below AM band to optimize efficiency.

There is also a pin-for-pin compatible lower-cost solution for the Class-D amplifier. The TAS6424L-Q1 is an identical package amplifier; however, the maximum voltage power is 18 V, the output power to bridge tied load is 27 W, and the power to parallel bridge tied load is 70 W. Compared to the TAS6424-Q1 Class D, the output power is half, which correlates to the lower input voltage.

2.3.5 DP83TC811-Q1 Automotive Ethernet PHY

The DP83TC811-Q1 is a single-port automotive Ethernet PHY compliant to IEEE802.3bw. The device provides all physical layer functions required to transmit and receive data over single twisted-pair cables. Additionally, the DP83TC811-Q1 provides flexibility to connect to a MAC through a standard MII, RMII, RGMII, SGMII.

- Qualified for automotive applications
- Low active power: 3.3 V VDDA/VDDIO
- Configurable I/O voltages: 3.3 V, 2.5 V, and 1.8 V
- Power saving features
2.3.6 **DS90UB934-Q1 FPD-Link III Deserializer**

The DS90UB934-Q1 deserializer, in conjunction with the DS90UB913A/933 serializers, supports the video transport needs with a ultra-high speed forward channel and an embedded bidirectional control channel. The DS90UB934 converts the FPD-Link III stream into either a parallel CMOS output or MIPI CSI-2 interface designed to support automotive image sensors up to 12 bits at 100 MHz with resolutions including 1080 × 720 at 60 fps. The DS90UB934 chipset is fully AEC-Q100 qualified and designed to receive data across either 50-Ω single-ended coaxial or 100-Ω STP cable assemblies.

- Qualified for automotive applications AEC-Q100 grade 2
- Operates up to 100MHz in 12-bit mode to support imagers such as 1080 × 720 at 60 fps
- ISO 10605 and IEC 61000-4-2 ESD compliant
- Configurable 12-bit parallel CMOS or MIPI CSI-2 interface

2.4 **System Design Theory**

This section discusses the critical design elements from a hardware standpoint, which includes the Jacinto6 SoC, PMIC, DDR3L, and high-speed interfaces included in this design. This design has 100% breakout of all the signals from the SoC.

2.4.1 **Six-Layer PCB Design**

The theory behind a six-layer PCB is to summarize the low-cost aspect of this design. A PCB with fewer layers lowers the cost of manufacturing because there are fewer layers to be fabricated. When reducing the number of layers on a PCB, the power distribution and signal integrity must be taken into account to ensure there is not a quality decline. When PCB designing, focus on both the high-speed, differential SerDes signaling breakout and routing as well as matching DDR3L routing—both of which must be routed first when designing. A few key parameters to define for each PCB design are the PCB stack-up and routing plan, controlled impedance plan, and SoC breakout scheme.

2.4.2 **VCA vs BGA**

A full ball grid array (BGA) for the DRA71x is 625 balls. If unused or voided balls are removed from the package, a via channel array (VCA) is created. 87 balls are voided on the SoC to create a VCA, which leaves 538 balls to be supported. Creating a VCA package enables routing channels to escape inner most BGA positions and reduce the number of routing layers for 100% signal breakout. A big advantage of VCA is the allowance of larger breakout via land and drill diameters. Smaller via diameters require smaller drill bits that cost more money and more precise manufacturing. Larger via diameters lowers PCB manufacturing costs and also improves PCB reliability and performance. The power integrity of power and ground planes improves, the impedance versus frequency response lowers, and the current density or carrying capacity to the inner most ball positions is maintained.
2.4.3 Via Breakout Scheme

As classified by IPC, the LCARD is Class 2 and “Includes products where continued performance and extended life is required, and for which uninterrupted service is desired but not critical.” By following the Class 2 guidelines, there are unique aspects of the design scheme.

- Package SMO to PCB land diameters aspect ratio = 0.350 / 0.300 mil, which yields the same board level reliability (BLR) performance as the initial aspect ratio of 0.350 / 0.350 mil
- 16/8 breakout via = via pad/land diameter = 16 mil, via drill diameter = 8 mil
- Centering via between balls

Because the BLR performance was the same as a 1:1 aspect ratio, the smaller land diameter enhances the via centering scheme. With an IPC Class 2 classification, there is a specification that allows 90° partial via breakout, which means the via drill edge can extend beyond via land by approximately 1.2 mil. Figure 2 shows the breakout scheme.

![Image of Via Breakout Scheme]

Figure 2. 16/8 Center Via Placement Breakout Scheme
A key advantage of this breakout is reduced PCB costs from 9% to 18% by center locating vias under the SoC and eliminating the non-conductive via fill step. During the via fill step, the via is placed between the balls with a larger land diameter and risks wicking solder into the via from the balls during the soldering process. Another advantage of center locating the via is impedance versus frequency response improves because the power and ground routing is closer to the balls in this scheme. A modified via land shape must be implemented, which is called filleting. The shape looks similar to a tear drop and prevents the via breaking out onto the etch and potentially causing an open at that point.

![Figure 3. Modified Via Land Shape](image)

### 2.4.4 Power Distribution Network (PDN)

Refer to Figure 5 of DRA71x Cost Effective Automotive Reference Design User Guide [1] for this reference design.

#### 2.4.4.1 PDN Simulation Results

Refer to Appendix C for simulation results regarding the main SoC power rails. The simulation results for each rail includes effective resistance, loop inductance, ir voltage drop, and target impedance.

#### 2.4.4.2 Power-Up Sequence

Refer to Appendix A for the verified SoC power-up sequence. This sequence has been verified to meet the power-up sequence requirements.

#### 2.4.4.3 Power-Down Sequence

Refer to Appendix B for the verified SoC power down sequence. This sequence has been verified to meet the power-down sequence requirements.

#### 2.4.4.4 Processor PDN

Key device processor high-current power domains must be evaluated for power rail IR drop, decoupling capacitor loop-inductance, and power rail target impedance. A PCB’s PDN performance only be truly accessed by comparing these model PI parameters versus TI’s recommended values. Table 2 shows the recommended values to achieve when conducting a PDN test. These supplies are tests in the included results. For more detailed content, refer to DRA71x Infotainment Applications Processor data sheet [2].

<table>
<thead>
<tr>
<th>PDN Analysis</th>
<th>Status</th>
<th>Dynamic</th>
<th>Number of Recommended Decoupling Capacitors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply</td>
<td></td>
<td>Maximum $R_{\text{eff}}$ (m$\Omega$)</td>
<td>Decoupling Capacitors</td>
</tr>
<tr>
<td>vdd_dsp</td>
<td>22</td>
<td>2.5</td>
<td>54</td>
</tr>
<tr>
<td>vdd</td>
<td>18</td>
<td>2</td>
<td>57</td>
</tr>
<tr>
<td>vdds_ddr1</td>
<td>33</td>
<td>2.5</td>
<td>200</td>
</tr>
</tbody>
</table>
2.4.5 High-Speed Differential (HSD), DDR3L Routing

Differential pairs must be etched properly in order to have matching length and coupling. With high-speed interfaces, such as DDR memory, USB3.0, and HDMI, proper etching is crucial especially because a six-layer design has less layers, which leaves less space for all components to be etched on the PCB. When designing the PCB the differential pairs must be laid out first in order to have all the matching lengths and isolation before populating with other etches. Figure 4 shows some of the etching of differential signals on the reference design.

Figure 4. High-Speed Signaling Breakout Overview(Top)
3 Hardware, Software, Testing Requirements, and Test Results

3.1 Required Hardware and Software

3.1.1 Hardware

A variable power supply or 12-V power adaptor must be used to power the reference design. A 2.1-mm male barrel connector is required to connect to the female barrel connector on the design (J22). J4 is an additional way to power the design using a four-position terminal block header. Do not power the design by using both connectors at the same time, or the board can become damaged. Ensure that the proper connectors are used.

3.1.2 Software

This reference board will be supported as standard platform in Processor SDK in the future. Until then, use the following instructions to download and build software to boot Android on LCARD board.

3.1.2.1 Downloading and Building Software

The software for LCARD is based on Processor SDK—Automotive Android 6AM.1.3 release.

On top of 6AM.1.3 release, major changes are in Linux Kernel and boot loader for LCARD platform. Instructions for downloading and building modified Kernel and u-boot for LCARD are captured as follows. For all other instructions on setting up the build machine, tool chain, and so forth, refer to the Automotive Android 6AM.1.3 release note.

3.1.2.2 U-Boot

Download instructions:

```
git clone git://git.ti.com/android-sdk/u-boot.git
cd u-boot
git checkout 6AM.1.3-lcard-revb
```

Build instructions:

```
cd u-boot
make clean
make dra7xx_evm_nodt_config
make
```

3.1.2.3 Kernel

Download instructions:

```
git clone git://git.ti.com/android-sdk/kernel-omap.git
cd omap
git checkout 6AM.1.3-lcard-revb
```

Build instructions:

```
Compared to 6AM.1.3 release, the major difference is the dtb file for LCARD. The dtb file for LCARD is: dra71-lcard-lcd-auo-g101evn01.0.dtb

./ti_config_fragments/defconfig_builder.sh -t ti_sdk_dra7x_android_release
make ti_sdk_dra7x_android_release_defconfig
make uImage LOADADDR=0x80008000
make dtbs
```

3.1.2.4 Android™ File System

Aside from one change for audio, there are no other changes required in Android user space for supporting LCARD. Use the instructions from 6AM.1.3 release notes for downloading and building the Android file system. Apply the patch before building: http://review.omapzoom.org/38324.
3.1.3 Flashing Software

Flashing takes place in two stages on a fresh board. The SD card is not enabled in software yet. USB peripheral boot and dfu tools are used to boot the board and put it in flashing mode. The Android images are flashed to eMMC using fastboot.

USB peripheral boot steps are required only once on a new board. Once the bootloaders flashed in eMMC, the board can be switched to eMMC mode.

When dipswitch settings are mentioned in this software section. Refer to Table 3 in DRA71x Cost Effective Automotive Reference Design User Guide [1] for dipswitch placement.

3.1.4 First Time Flashing Instruction

- Build a version of SPL with DFU support enabled and usbboot tool using instructions from USB Peripheral Boot.
- Change the dipswitch on board for USB boot mode. Connect a USB male A to male A cable from Linux PC and USB SS port on LCARD board (port next to HDMI connector).
- On Linux PC execute the following command and power on the board.

```
sudo ./usbboot-stand-alone -s ./u-boot-spl.bin
```

- At this point the DRA7xx communicates with the host machine, and u-boot-spl transfers into DRA7xx internal memory and is ready for DFU usage.

```
reading ASIC ID
CHIP: 5641
rom minor version: 01
IDEN: 0000000000000000000000000000000000000000
MPKH: 0000000000000000000000000000000000000000000000000000000000000000
CRC0: af96e165
CRC1: 00000000
device is GP
sending 2ndstage to target...
```

- Execute the following commands from Linux PC to transfer u-boot through dfu-util.

```
sudo dfu-util -l
sudo dfu-util -c 1 -i 0 -a 0 -D ./u-boot.img -R
```

- On LCARD console, interrupt the boot, and stop at u-boot console. Put the board in fastboot mode, and flash MLO and u-boot to eMMC.

```
=> env default -f -a
=> setenv partitions $partitions_android
=> env save
=> fastboot 0
```

- Now flash the regular MLO and u-boot to eMMC from Linux PC(not the one built with dfu support).

```
sudo ./fastboot oem format
sudo ./fastboot flash xloader MLO
sudo ./fastboot flash bootloader u-boot.img
```

- After flashing the bootloaders to eMMC, change the dipswitch settings on board for eMMC boot. Now the board can be booted using eMMC. These steps are only required for a fresh board, which does not have bootloaders flashed to eMMC.

3.1.5 Flashing Software

- Once the bootloaders are flashed to eMMC, change the dipswitch settings for eMMC boot, and power on the board for flashing Android binaries using fastboot.
- Interrupt the u-boot from booting and execute the following commands:

```
=> env default -f -a
=> setenv partitions $partitions_android
=> env save
```

- Power cycle the board and interrupt the u-boot from booting again and put the board in fastboot mode.

```
=> fastboot 0
```
• From the Linux PC, flash the Android binaries using the following commands:
  
sudo fastboot flash boot boot.img
sudo fastboot flash environment dra71-lcard-lcd-auo-g101evn01.0.dtb
sudo fastboot flash system system.img
sudo fastboot flash recovery recovery.img
sudo fastboot flash cache cache.img
sudo fastboot flash userdata userdata.img

3.2 Testing and Results

3.2.1 Test Setup

3.2.1.1 DDR3 Memory Testing

The following output shows the memory testing. The memory routing on the PCB must be followed closely
to ensure that similar results can be achieved.

```
root@jacinto6evm:/ # memtester-4.3.0 1G 1
memtester version 4.3.0 (32-bit)
Copyright (C) 2001-2012 Charles Cazabon.
Licensed under the GNU General Public License version 2 (only).

pagesize is 4096
pagesizemask is 0xffffffff
want 1024MB (1073741824 bytes)
got 1024MB (1073741824 bytes), trying mlock ...locked.
Loop 1/1:
  Stuck Address : ok
  Random Value : ok
  Compare XOR : ok
  Compare SUB : ok
  Compare MUL : ok
  Compare DIV : ok
  Compare OR : ok
  Compare AND : ok
  Sequential Increment: ok
  Solid Bits : ok
  Block Sequential : ok
  Checkerboard : ok
  Bit Spread : ok
  Bit Flip : ok
  Walking Ones : ok
  Walking Zeroes : ok
  8-bit Writes : ok
  16-bit Writes : ok

Done.
```
3.2.2 Test Results

3.2.2.1 HDMI

HDMI testing was performed and the device was configured for a clock frequency of 148.50 MHz yielding a resolution of 1920 p × 1080 p at 60 Hz. Table 3 shows the results of the HDMI testing.

Table 3. HDMI Test Results at 148.50MHz

<table>
<thead>
<tr>
<th>INDEX</th>
<th>TEST NAME</th>
<th>LANES</th>
<th>SPEC RANGE</th>
<th>MEAS VALUE</th>
<th>RESULT</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>7-9: Source clock jitter</td>
<td>CK</td>
<td>Clock jitter &lt; 0.25*Tbit</td>
<td>0.075*Tbit</td>
<td>Pass</td>
</tr>
<tr>
<td>2</td>
<td>7-10: Source eye diagram</td>
<td>CK - D0</td>
<td>Data jitter &lt; 0.3*Tbit</td>
<td>0.12*Tbit</td>
<td>Pass</td>
</tr>
<tr>
<td>3</td>
<td>7-10: Source eye diagram</td>
<td>CK - D1</td>
<td>Data jitter &lt; 0.3*Tbit</td>
<td>0.1*Tbit</td>
<td>Pass</td>
</tr>
<tr>
<td>4</td>
<td>7-10: Source eye diagram</td>
<td>CK - D2</td>
<td>Data jitter &lt; 0.3*Tbit</td>
<td>0.1*Tbit</td>
<td>Pass</td>
</tr>
<tr>
<td>5</td>
<td>7-6: Source inter-pair skew</td>
<td>D0 - D1</td>
<td>Skew &lt; 0.2*TPixel</td>
<td>0.001*TPixel</td>
<td>Pass</td>
</tr>
<tr>
<td>6</td>
<td>7-6: Source inter-pair skew</td>
<td>D1 - D2</td>
<td>Skew &lt; 0.2*TPixel</td>
<td>0.006*TPixel</td>
<td>Pass</td>
</tr>
<tr>
<td>7</td>
<td>7-6: Source inter-pair skew</td>
<td>D2 - D0</td>
<td>Skew &lt; 0.2*TPixel</td>
<td>0.005*TPixel</td>
<td>Pass</td>
</tr>
<tr>
<td>8</td>
<td>7-4: Source rise time</td>
<td>CK</td>
<td>75.00 ps &lt; TRISE</td>
<td>239.07 ps</td>
<td>Pass</td>
</tr>
<tr>
<td>9</td>
<td>7-4: Source rise time</td>
<td>D0</td>
<td>75.00 ps &lt; TRISE</td>
<td>219.56 ps</td>
<td>Pass</td>
</tr>
<tr>
<td>10</td>
<td>7-4: Source rise time</td>
<td>D1</td>
<td>75.00 ps &lt; TRISE</td>
<td>222.28 ps</td>
<td>Pass</td>
</tr>
<tr>
<td>11</td>
<td>7-4: Source rise time</td>
<td>D2</td>
<td>75.00 ps &lt; TRISE</td>
<td>232.10 ps</td>
<td>Pass</td>
</tr>
<tr>
<td>12</td>
<td>7-4: Source fall time</td>
<td>CK</td>
<td>75.00 ps &lt; TFALL</td>
<td>243.51 ps</td>
<td>Pass</td>
</tr>
<tr>
<td>13</td>
<td>7-4: Source fall time</td>
<td>D0</td>
<td>75.00 ps &lt; TFALL</td>
<td>207.81 ps</td>
<td>Pass</td>
</tr>
<tr>
<td>14</td>
<td>7-4: Source fall time</td>
<td>D1</td>
<td>75.00 ps &lt; TFALL</td>
<td>217.58 ps</td>
<td>Pass</td>
</tr>
<tr>
<td>15</td>
<td>7-4: Source fall time</td>
<td>D2</td>
<td>75.00 ps &lt; TFALL</td>
<td>226.33 ps</td>
<td>Pass</td>
</tr>
<tr>
<td>16</td>
<td>7-8: Maximum duty cycle</td>
<td>CK</td>
<td>Maximum duty cycle &lt; 60.0%</td>
<td>50.19%</td>
<td>Pass</td>
</tr>
<tr>
<td>17</td>
<td>7-8: Minimum duty cycle</td>
<td>CK</td>
<td>40.0% &lt; Minimum duty cycle</td>
<td>49.3%</td>
<td>Pass</td>
</tr>
</tbody>
</table>

Figure 5. HDMI Eye Diagram Waveform

3.2.2.2 USB3.0

The USB3.0 interface is compliant using the recommended layout in the reference design.
4 Design Files

4.1 Schematics
To download the schematics, see the design files at TIDEP-0097.

4.2 Bill of Materials
To download the bill of materials (BOM), see the design files at TIDEP-0097.

4.3 PCB Layout Recommendations

4.3.1 Layout Prints
To download the layer plots, see the design files at TIDEP-0097.

4.4 Gerber Files
To download the Gerber files, see the design files at TIDEP-0097.

4.5 Assembly Drawings
To download the assembly drawings, see the design files at TIDEP-0097.

5 Software Files
To download the software files, see Section 3.1.2.

6 Related Documentation
1. Texas Instruments, DRA71x Cost Effective Automotive Reference Design User Guide
2. Texas Instruments, DRA71x Infotainment Applications Processor Data Sheet

6.1 Trademarks
Jacinto is a trademark of Texas Instruments.
AirPlay is a registered trademark of Apple Inc..
Cortex is a registered trademark of Arm Limited.
Bluetooth is a registered trademark of Bluetooth SIG Inc..
Android is a trademark of Google LLC.
Rosenberger is a registered trademark of Rosenberger Hochfrequenztechnik GmbH and Co. KG..
Linux is a registered trademark of The Linux Foundation.
Wi-Fi is a registered trademark of Wi-Fi Alliance.
u-blox is a registered trademark of u-blox Holding AG.
All other trademarks are the property of their respective owners.

7 About the Author
ALEC SCHOTT is a Hardware Applications Engineer at Texas Instruments, where he works with in the Automotive Processors group supporting EVMs and Reference Designs for Infotainment and ADAS. Alec earned his Bachelor of Computer Engineering at Texas Tech University in Lubbock, TX.
Appendix A  Power Up Sequencing

This appendix shows oscilloscope images of the initial power up sequence of the TPS65919 PMIC.

Figure 6. Reference Design Initial Front End Power Up Stage

Figure 7. TPS65919 Stages One to Three Power Up
Figure 8. TPS65919 Stages Four and Five Power Up

Figure 9. TPS65919 Stages Six to Eight Power Up
Appendix A

Figure 10. TPS65919 Stages Seven to Ten Power Up

Figure 11. TPS65919 Stages Ten to Thirteen Power Up
Appendix B  Controlled Power Down Sequence

Figure 12. TPS65919 Stage One Power Down

Figure 13. TPS65919 Stage One Power Down (Continued)
Figure 14. TPS65919 Stage Two and Three Power Down

Figure 15. TPS65919 Stage Two and Three Power Down (Continued)
Figure 16. TPS65919 Stage Three and Four Power Down

Figure 17. TPS65919 All Four Stages Power Down
Appendix C  Cost Effective In-Vehicle Infotainment Reference Board Power Integrity Analysis (PIA)

This appendix provides the effective resistance, loop inductance, and target impedance of the three main power rails to the SoC.

Table 4. Cost Effective Reference Design PIA Summary

<table>
<thead>
<tr>
<th>RAIL/DOMAIN PRIORITY</th>
<th>RAIL/DOMAIN NAME</th>
<th>EFFECTIVE RESISTANCE (R_{eff}) (mΩ)</th>
<th>LOOP INDUCTANCE (LL) (nH) AT 50 MHz MIN AND MAX</th>
<th>TARGET IMPEDANCE (Tz) WITH OPTIMIZED Dcap SCHEME (mΩ) AT (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VDD_DSP_AVS</td>
<td>3.3</td>
<td>0.998 - 2.27</td>
<td>46</td>
</tr>
<tr>
<td>—</td>
<td>*VDD_DSP</td>
<td>22</td>
<td>&lt; 2.5</td>
<td>&lt; 54 at 20</td>
</tr>
<tr>
<td>2</td>
<td>VDD_CORE_AVS</td>
<td>6.1</td>
<td>0.463 - 1.36</td>
<td>25</td>
</tr>
<tr>
<td>—</td>
<td>*VDD</td>
<td>18</td>
<td>&lt; 2</td>
<td>&lt; 57 at 20</td>
</tr>
<tr>
<td>3</td>
<td>VDD_DDR_1V35</td>
<td>6.6</td>
<td>0.876 - 1.41</td>
<td>341</td>
</tr>
<tr>
<td>—</td>
<td>*VDDS_DDR1</td>
<td>33</td>
<td>&lt; 2.5</td>
<td>&lt; 200 at 100</td>
</tr>
<tr>
<td>4</td>
<td>VCAP_VDDRAM_xxx</td>
<td>—</td>
<td>3.58 - 5.78</td>
<td>—</td>
</tr>
<tr>
<td>—</td>
<td>*VCAP_VDDRAM_xxx</td>
<td>—</td>
<td>&lt; 6</td>
<td>—</td>
</tr>
</tbody>
</table>

C.1  VDD_DSP_AVS

Table 5. Effective Resistance of VDD_DSP_AVS

DERIVED FROM: Vdrop ANALYSIS

<table>
<thead>
<tr>
<th>NAME</th>
<th>Vin (V)</th>
<th>Vout (V)</th>
<th>Vdrop (V)</th>
<th>CURRENT (A)</th>
<th>Reff (Ω)</th>
<th>TARGET (mΩ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>VPO_S1_AVS</td>
<td>1.0000</td>
<td>0.9967</td>
<td>0.0033</td>
<td>1</td>
<td>0.0033</td>
<td>22.000</td>
</tr>
</tbody>
</table>

DERIVED FROM: DC ANALYSIS

<table>
<thead>
<tr>
<th>NET (FROM)</th>
<th>COMPONENT (FROM)</th>
<th>GROUP/PIN (FROM)</th>
<th>NET (TO)</th>
<th>COMPONENT (TO)</th>
<th>GROUP/PIN (TO)</th>
<th>Reff (Ω)</th>
<th>SEGMENT WEIGHT (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD_DSP_AVS</td>
<td>L18</td>
<td>Group4</td>
<td>VDD_DSP_AVS</td>
<td>U27</td>
<td>Group1</td>
<td>0.001842</td>
<td>51%</td>
</tr>
<tr>
<td>VDD_DSP_SW</td>
<td>L18</td>
<td>Group5</td>
<td>VDD_DSP_SW</td>
<td>U32</td>
<td>Group2</td>
<td>0.001773</td>
<td>49%</td>
</tr>
<tr>
<td>TOTAL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0.003615</td>
<td></td>
</tr>
</tbody>
</table>
Figure 18. VDD_DSP_AVS IR Drop Analysis
Figure 19. Target Impedance: VDD_DSP_AVS
<table>
<thead>
<tr>
<th>ITEM NUMBER</th>
<th>CAP REF DES</th>
<th>518391_sense0612a PCB RESULTS LL AT 50 MHz (nH)</th>
<th>FOOTPRINT TYPES</th>
<th>PCB SIDE</th>
<th>DISTANCE TO PWR BALL- FIELD (mils)</th>
<th>VALUE (µF)</th>
<th>SIZE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>C357</td>
<td>1.605</td>
<td>2vWSE</td>
<td>Bottom—under BGA</td>
<td>81</td>
<td>0.47</td>
<td>0402</td>
</tr>
<tr>
<td>2</td>
<td>C361</td>
<td>0.998</td>
<td>2vWSE</td>
<td>Bottom—under BGA</td>
<td>58</td>
<td>0.47</td>
<td>0402</td>
</tr>
<tr>
<td>3</td>
<td>C362</td>
<td>1.3352</td>
<td>2vWSE</td>
<td>Bottom—under BGA</td>
<td>29</td>
<td>0.47</td>
<td>0402</td>
</tr>
<tr>
<td>4</td>
<td>C367</td>
<td>1.264</td>
<td>2vWSE</td>
<td>Bottom—under BGA</td>
<td>64</td>
<td>0.47</td>
<td>0402</td>
</tr>
<tr>
<td>5</td>
<td>C368</td>
<td>1.722</td>
<td>2vWSE</td>
<td>Bottom—under BGA</td>
<td>102</td>
<td>0.47</td>
<td>0402</td>
</tr>
<tr>
<td>6</td>
<td>C370</td>
<td>1.470</td>
<td>2vWSE</td>
<td>Bottom—under BGA</td>
<td>57</td>
<td>0.47</td>
<td>0402</td>
</tr>
<tr>
<td>7</td>
<td>C385</td>
<td>2.266</td>
<td>4vWSE</td>
<td>Bottom</td>
<td>518</td>
<td>1</td>
<td>0508</td>
</tr>
<tr>
<td>8</td>
<td>C393</td>
<td>2.062</td>
<td>4vWSE</td>
<td>Bottom</td>
<td>420</td>
<td>1</td>
<td>0508</td>
</tr>
<tr>
<td>9</td>
<td>C401</td>
<td>2.056</td>
<td>4vWSE</td>
<td>Bottom</td>
<td>381</td>
<td>1</td>
<td>0508</td>
</tr>
<tr>
<td>10</td>
<td>C402</td>
<td>1.924</td>
<td>4vWSE</td>
<td>Bottom</td>
<td>370</td>
<td>1</td>
<td>0508</td>
</tr>
<tr>
<td>11</td>
<td>C403</td>
<td>1.759</td>
<td>4vWSE</td>
<td>Bottom</td>
<td>389</td>
<td>1</td>
<td>0508</td>
</tr>
<tr>
<td>12</td>
<td>C536</td>
<td>1.947</td>
<td>Segmented</td>
<td>Bottom</td>
<td>432</td>
<td>10</td>
<td>1210</td>
</tr>
<tr>
<td>13</td>
<td>C537</td>
<td>1.968</td>
<td>Segmented</td>
<td>Bottom</td>
<td>385</td>
<td>10</td>
<td>1210</td>
</tr>
</tbody>
</table>

MINIMUM: 0.998  MAXIMUM: 2.266  AVERAGE: 1.721
C.2  VDD_CORE_AVS

Table 7. Effective Resistance: VDD_CORE_AVS

<table>
<thead>
<tr>
<th>NAME</th>
<th>Vin (V)</th>
<th>Vout (V)</th>
<th>Vdrop (V)</th>
<th>CURRENT (A)</th>
<th>Reff (Ω)</th>
<th>TARGET (mΩ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD_CORE</td>
<td>1.0000</td>
<td>0.9939</td>
<td>0.0061</td>
<td>1</td>
<td>0.0061</td>
<td>18.000</td>
</tr>
</tbody>
</table>

DERIVED FROM: Vdrop ANALYSIS

<table>
<thead>
<tr>
<th>NET (FROM)</th>
<th>COMPONENT (FROM)</th>
<th>GROUP/PIN (FROM)</th>
<th>NET (TO)</th>
<th>COMPONENT (TO)</th>
<th>GROUP/PIN (TO)</th>
<th>Reff (Ω)</th>
<th>SEGMENT WEIGHT (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD_CORE_AVS</td>
<td>L23</td>
<td>Group167</td>
<td>VDD_CORE_AVS</td>
<td>U27</td>
<td>Group131</td>
<td>0.003899</td>
<td>64%</td>
</tr>
<tr>
<td>VDD_CORE_SW</td>
<td>L23</td>
<td>Group168</td>
<td>VDD_CORE_SW</td>
<td>U27</td>
<td>Group131</td>
<td>0.002182</td>
<td>36%</td>
</tr>
<tr>
<td>TOTAL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0.006081</td>
<td></td>
</tr>
</tbody>
</table>

Figure 20. VDD_CORE_AVS IR Drop Analysis
Table 8. Loop Inductance: VDD_CORE_AVS

<table>
<thead>
<tr>
<th>ITEM NUMBER</th>
<th>CAP REF DES</th>
<th>PCB RESULTS LL AT 50 MHz (nH)</th>
<th>FOOTPRINT TYPES</th>
<th>PCB SIDE</th>
<th>DISTANCE TO PWR BALL- FIELD (mils)</th>
<th>VALUE (µF)</th>
<th>SIZE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>C303</td>
<td>2.39</td>
<td>4WSE</td>
<td>Bottom—under BGA</td>
<td>627</td>
<td>1</td>
<td>0508</td>
</tr>
<tr>
<td>2</td>
<td>C321</td>
<td>0.492</td>
<td>2WSE</td>
<td>Bottom—under BGA</td>
<td>77</td>
<td>0.47</td>
<td>0402</td>
</tr>
<tr>
<td>3</td>
<td>C323</td>
<td>2.28</td>
<td>4WSE</td>
<td>Bottom—under BGA</td>
<td>582</td>
<td>1</td>
<td>0508</td>
</tr>
<tr>
<td>4</td>
<td>C332</td>
<td>0.555</td>
<td>2WSE</td>
<td>Bottom—under BGA</td>
<td>35</td>
<td>0.47</td>
<td>0402</td>
</tr>
<tr>
<td>5</td>
<td>C341</td>
<td>0.528</td>
<td>2WSE</td>
<td>Bottom—under BGA</td>
<td>55</td>
<td>0.47</td>
<td>0402</td>
</tr>
<tr>
<td>6</td>
<td>C344</td>
<td>2.4</td>
<td>4WSE</td>
<td>Bottom—under BGA</td>
<td>600</td>
<td>1</td>
<td>0508</td>
</tr>
<tr>
<td>7</td>
<td>C347</td>
<td>0.468</td>
<td>2WSE</td>
<td>Bottom—under BGA</td>
<td>99</td>
<td>0.47</td>
<td>0402</td>
</tr>
<tr>
<td>8</td>
<td>C348</td>
<td>0.571</td>
<td>2WSE</td>
<td>Bottom—under BGA</td>
<td>81</td>
<td>0.47</td>
<td>0402</td>
</tr>
<tr>
<td>9</td>
<td>C373</td>
<td>2.7</td>
<td>4WSE</td>
<td>Bottom</td>
<td>626</td>
<td>1</td>
<td>0508</td>
</tr>
<tr>
<td>10</td>
<td>C551</td>
<td>3.13</td>
<td>4WSE</td>
<td>Bottom</td>
<td>534</td>
<td>10</td>
<td>0805</td>
</tr>
</tbody>
</table>

MINIMUM 0.468
MAXIMUM 3.130
AVERAGE 1.555
C.3  **VDD_DDR_1V35**

**Figure 21. Target Impedance: VDD_CORE_AVS**

**Table 9. Effective Resistance: VDD_DDR_1V35**

<table>
<thead>
<tr>
<th>NAME</th>
<th>Vin (V)</th>
<th>Vout (V)</th>
<th>Vdrop (V)</th>
<th>CURRENT (A)</th>
<th>Reff (Ω)</th>
<th>TARGET (mΩ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD_S1_AVS</td>
<td>1.0000</td>
<td>0.9934</td>
<td>0.0066</td>
<td>1</td>
<td>0.0066</td>
<td>33.000</td>
</tr>
</tbody>
</table>

**DERIVED FROM: DC ANALYSIS**

<table>
<thead>
<tr>
<th>NET (FROM)</th>
<th>COMPONENT (FROM)</th>
<th>GROUP/PIN (FROM)</th>
<th>NET (TO)</th>
<th>COMPONENT (TO)</th>
<th>GROUP/PIN (TO)</th>
<th>Reff (Ω)</th>
<th>SEGMENT WEIGHT (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD_DDR_1V35</td>
<td>L22</td>
<td>Group4</td>
<td>VDD_DDR_1V35</td>
<td>U27</td>
<td>Group1</td>
<td>0.004403</td>
<td>65%</td>
</tr>
<tr>
<td>VDD_DDR_SW</td>
<td>L22</td>
<td>Group5</td>
<td>VDD_DDR_SW</td>
<td>U32</td>
<td>Group2</td>
<td>0.002365</td>
<td>35%</td>
</tr>
<tr>
<td>TOTAL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0.006768</td>
<td></td>
</tr>
</tbody>
</table>
Table 10. Loop Inductance: VDD_DDR_1V35

<table>
<thead>
<tr>
<th>ITEM NUMBER</th>
<th>CAP REF DES</th>
<th>51B3D1_sense0612a PCB RESULTS LL AT 50 MHz (nH)</th>
<th>FOOTPRINT TYPES</th>
<th>PCB SIDE</th>
<th>DISTANCE TO PWR BALL-FIELD (mils)</th>
<th>VALUE (µF)</th>
<th>SIZE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>C289</td>
<td>2.148</td>
<td>4vWSE</td>
<td>Bottom</td>
<td>373</td>
<td>1</td>
<td>0.08</td>
</tr>
<tr>
<td>2</td>
<td>C293</td>
<td>2.26</td>
<td>4vWSE</td>
<td>Bottom</td>
<td>329</td>
<td>0.47</td>
<td>0.04</td>
</tr>
<tr>
<td>3</td>
<td>C294</td>
<td>2.43</td>
<td>4vWSE</td>
<td>Bottom</td>
<td>349</td>
<td>0.47</td>
<td>0.04</td>
</tr>
<tr>
<td>4</td>
<td>C295</td>
<td>2.41</td>
<td>4vWSE</td>
<td>Bottom</td>
<td>381</td>
<td>0.47</td>
<td>0.04</td>
</tr>
<tr>
<td>5</td>
<td>C297</td>
<td>2.247</td>
<td>4vWSE</td>
<td>Bottom</td>
<td>265</td>
<td>0.47</td>
<td>0.04</td>
</tr>
<tr>
<td>6</td>
<td>C307</td>
<td>2.937</td>
<td>4vWSE</td>
<td>Bottom</td>
<td>612</td>
<td>10</td>
<td>0.05</td>
</tr>
<tr>
<td>7</td>
<td>C311</td>
<td>2.51</td>
<td>4vWSE</td>
<td>Bottom</td>
<td>425</td>
<td>0.47</td>
<td>0.04</td>
</tr>
<tr>
<td>8</td>
<td>C312</td>
<td>2.62</td>
<td>4vWSE</td>
<td>Bottom</td>
<td>488</td>
<td>0.47</td>
<td>0.04</td>
</tr>
<tr>
<td>9</td>
<td>C315</td>
<td>2.168</td>
<td>2vWSE</td>
<td>Bottom—under BGA</td>
<td>33</td>
<td>0.47</td>
<td>0.04</td>
</tr>
<tr>
<td>10</td>
<td>C319</td>
<td>1.53</td>
<td>2vWSE</td>
<td>Bottom—under BGA</td>
<td>118</td>
<td>0.47</td>
<td>0.04</td>
</tr>
<tr>
<td>11</td>
<td>C325</td>
<td>1.18</td>
<td>2vWSE</td>
<td>Bottom—under BGA</td>
<td>88</td>
<td>0.47</td>
<td>0.04</td>
</tr>
<tr>
<td>12</td>
<td>C351</td>
<td>2.96</td>
<td>4vWSE</td>
<td>Bottom</td>
<td>683</td>
<td>0.47</td>
<td>0.04</td>
</tr>
<tr>
<td>13</td>
<td>C352</td>
<td>3.04</td>
<td>4vWSE</td>
<td>Bottom</td>
<td>746</td>
<td>0.47</td>
<td>0.04</td>
</tr>
<tr>
<td>14</td>
<td>C354</td>
<td>2.89</td>
<td>4vWSE</td>
<td>Bottom</td>
<td>616</td>
<td>0.47</td>
<td>0.04</td>
</tr>
</tbody>
</table>

MINIMUM: 1.180  
MAXIMUM: 3.040  
AVERAGE: 2.381
Figure 23. Target Impedance: VDD_DDR_1V35
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated (‘TI”) technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT. AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include, without limitation, TI’s standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated