# Design Guide: TIDA-01606 **10-kW, Bidirectional Three-Phase Three-Level (T-type) Inverter and PFC Reference Design**



# Description

This reference design provides an overview on how to implement a bidirectional three-level, three-phase, SiC-based active front end (AFE) inverter and PFC stage. The design uses a switching frequency of 50 kHz and an LCL output filter to reduce the size of the magnetics. A peak efficiency of 99% is achieved. The design shows how to implement a complete threephase AFE control in the DQ domain. The control and software is validated on the actual hardware and on hardware in the loop (HIL) setup.

### Resources

TIDA-01606	Design Folder
TMS320F28379D	Product Folder
TMS320F280039C	Product Folder
C2000WARE-DIGITALPOWER-SDK	Tool Folder
UCC21710, UCC5320	Product Folder
TMDSCNCD28379D	Tool Folder
TMDSCNCD280039C	Tool Folder
AMC1306M05, OPA4340	Product Folder
LM76003, PTH08080W	Product Folder
TLV1117LV, OPA350	Product Folder
UCC14240	Product Folder



Ask our TI E2E<sup>™</sup> support experts



### Features

- Rated nominal and maximum input voltage at 800-V and 1000-V DC, maximum power 10-kW, 10-kVA at 400-V AC L-L, 50 or 60 Hz
- Compact output LCL filter with switching frequency
   of 50 kHz
- < 2% output current Total Harmonic Distortion (THD) at full load
- Isolated driver UCC21710 with reinforced isolation for driving high-voltage SiC MOSFET and UCC5320S for driving middle SiC MOSFET
- Isolated current sensing using AMC1301 for load current control and monitoring
- TMS320F28379D and TMS320F280039C control cards for digital control with Trigonometric Math Unit (TMU) to accelerate Phase-Locked Loop (PLL) computation, comparator sub-system for protection implementation and Control Law Accelerator (CLA) to offload the control loops to the co-processor.

### Applications

- String inverter
- Central inverter
- On-board (OBC) and wireless charger
- DC charging (pile) station
- Portable DC charger
- Energy storage power conversion system (PCS)





# **1 System Description**

Modern commercial scale solar inverters are seeing innovation on two fronts, which lead to smaller, higher efficiency products on the market:

- The move to higher voltage solar arrays
- Reducing the size of the onboard magnetics

By increasing the voltage to 1000-V or 1500-V DC from the array, the current can be reduced to maintain the same power levels. This reduction in current results in less copper and smaller power conducting devices required in the design. The reduction in di/dt also reduces the stress on electrical components. However, sustained DC voltages of > 1 kV can be difficult to design to, or even find components that can survive it.

To compensate for the voltage stresses generated by high-voltage solar arrays, new topologies of solar inverters have been designed. Traditional half bridges block the full input voltage on each switching device. By adding additional switched blocking and conduction components, the overall stress on the device can be significantly reduced. This reference design shows how to implement a three-level converter. Higher level converters are also possible, further increasing the voltage handling capability.

Additional power density in solar electronics is also being enabled by moving to higher switching speeds in the power converters. As this design shows, even a modestly higher switching speed reduces the overall size requirement of the output filter stage—a primary contributor to the design size.

Traditional switching devices have a limit in how quickly they can switch high voltages, or more appropriately, the dV/dt ability of the device. This slow ramp up and down increases conduction loss because the device spends more time in a switching state. This increased switch time also increases the amount of dead time required in the control system to prevent shoot-through and shorts. The solution to this has been developed in newer switching semiconductor technology like SiC and GaN devices with high electron mobility. This reference design uses SiC MOSFETs alongside TI's SiC gate driver technology to demonstrate the potential increase in power density.

Similarly for Onboard Chargers (OBC) higher power chargers (11 kW and 22 kW) are increasingly required. For which three phase PFC is necessary, this design shows implementation of three phase PFC using DQ control and presents the complete control loop model.

PARAMETER	SPECIFICATIONS	DETAILS
Output power	10 kW	Section 2.3
Output voltage	Three-phase 400-V AC	Section 2.3
Output frequency	50 or 60 Hz	Section 2.3
Output current	18 A (max)	Section 2.3
Nominal input voltage	800-V DC	Section 2.3
Input voltage range	600-V to 1000-V DC	Section 2.3
Inverter switching frequency	50 kHz	Section 2.3
Efficiency	99%	Section 2.3.1.5
Power density	1 kW/L+	

### 1.1 Key System Specifications

### Table 1-1. Key System Specifications



# 2 System Overview

### 2.1 Block Diagram



Figure 2-1. TIDA-01606 Block Diagram

This reference design is comprised of four separate boards that intercommunicate. The following boards work in tandem to form this three-phase inverter reference design:

- A power board, comprising all of the switching device, LCL filter, sensing electronics, and power structure
- A TMS320F28379D control card or a TMS320F280039C to support the DSP
- · Three gate driver cards, each with two UCC21710 and two UCC5320 gate drivers
- A DC bus voltage measuring board (TIDA-01606 ISOHVCARD)

### 2.2 Highlighted Products

### 2.2.1 UCC21710

The UCC21710 device is a 5.7-kV<sub>RMS</sub>, reinforced isolated gate driver for Insulated-Gate Bipolar Transistors (IGBT) and SiC MOSFETs with split outputs, providing 10-A source and 10-A sink current. The input side operates from a single 3-V to 5.5-V supply. The output side allows for a supply range from minimum 13 V to maximum 33 V. Two complementary CMOS inputs control the output state of the gate driver. The short propagation time of 130 ns provides accurate control of the output stage. UCC21710 integrates short circuit protection, detected via Overcurrent detection, with a fast response time needed to protect SiC MOSFETs.

- 150-kV/µs minimum common-mode transient immunity (CMTI)
- · Split outputs to provide 10-A peak source and 10-A peak sink currents
- Short propagation delay: 90 ns (typ), 130 ns (max)
- 4-A active Miller clamp
- Output short-circuit clamp
- Soft turn off (STO) during short circuit
- · Fault alarm upon desaturation detection is signaled on FLT and reset through RST
- Input and output undervoltage lockout (UVLO) with Ready (RDY) pin indication
- Active output pulldown and default low outputs with low supply or floating inputs
- 2.25-V to 5.5-V input supply voltage

- 15-V to 30-V output driver supply voltage
- CMOS compatible inputs
- · Rejects input pulses and noise transients shorter than 40 ns
- Operating temperature: -40°C to +150°C ambient
- Isolation surge withstand voltage of 12800-V<sub>PK</sub>



Figure 2-2. UCC21710 Functional Block Diagram

### 2.2.2 UCC5320

The UCC53x0 is a family of compact, single-channel, isolated IGBT, SiC, and MOSFET gate drivers with best-in-class isolation ratings and variants for pinout configuration, and drive strength.

The UCC53x0 is available in an 8-pin SOIC (DWV) package. This package has a creepage and clearance of 8.5 mm and can support isolation voltage up to 5 kV<sub>RMS</sub>, which is good for applications where reinforced isolation is needed. With these various options and wide power range, the UCC53x0 family is a good fit for motor drives and industrial power supplies.

- 3-V to 15-V input supply voltage
- 13.2-V to 33-V output driver supply voltage
- Feature options:

TEXAS INSTRUMENTS www.ti.com

- Split outputs (UCC5320S and UCC5390S)
- UVLO with respect to MOSFET collector (UCC5320E and UCC5390E)
- Miller clamp option (UCC5310M and UCC5350M)
- Negative 5-V handling capability on input pins
- 60-ns (typical) propagation delay for UCC5320S, UCC5320E, and UCC5310M
- 100-kV/µs minimum CMTI
- Isolation surge withstand voltage: 4242 V<sub>PK</sub>
- Safety-related certifications:
  - 4242-V<sub>PK</sub> isolation per DIN V VDE V 0884-10 and DIN EN 61010-1 (planned)
  - 3000-V<sub>RMS</sub> isolation for 1 minute per UL 1577 (planned)
  - CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 61010-1 End Equipment Standards (Planned)
    - CQC Certification per GB4943.1-2011 (Planned)
- 4-kV ESD on all pins
- CMOS inputs
- 8-pin narrow body SOIC package
- Operating temperature: -40°C to +125°C ambient



Figure 2-3. UCC5320 Functional Block Diagram (S Version)

#### 2.2.3 TMS320F28379D

The Delfino<sup>™</sup> TMS320F2837xD is a powerful 32-bit floating-point microcontroller unit (MCU) designed for advanced closed-loop control applications such as industrial drives and servo motor control; solar inverters and converters; digital power; transportation; and power line communications. Complete development packages for digital power and industrial drives are available as part of the powerSUITE and DesignDRIVE initiatives. While the Delfino product line is not new to the TMS320C2000<sup>™</sup> portfolio, the F2837xD supports a new dual-core C28x architecture that significantly boosts system performance. The integrated analog and control peripherals also let designers consolidate control architectures and eliminate multiprocessor use in high-end systems.

- Dual-core architecture:
  - Two TMS320C28x 32-bit CPUs
  - 200 MHz
  - IEEE 754 single-precision floating-point unit (FPU)
  - Trigonometric math unit (TMU)
  - Viterbi/complex math unit (VCU-II)
- Two programmable control law accelerators (CLAs)
  - 200 MHz
  - IEEE 754 single-precision floating-point instructions
  - Executes code independently of main CPU



- On-chip memory
  - 512KB (256 kW) or 1MB (512 kW) of Flash (ECC-protected)
  - 172KB (86 kW) or 204KB (102 kW) of RAM (ECC-protected or parity-protected)
  - Dual-zone security supporting third-party development
- Clock and system control:
  - Two internal zero-pin 10-MHz oscillators
  - On-chip crystal oscillator
  - Windowed watchdog timer module
  - Missing clock detection circuitry
  - 1.2-V core, 3.3-V I/O design
- System peripherals:
  - Two external memory interfaces (EMIFs) with ASRAM and SDRAM support
  - Dual six-channel direct memory access (DMA) controllers
  - Up to 169 individually programmable, multiplexed general-purpose input/output (GPIO) pins with input filtering
  - Expanded peripheral interrupt controller (ePIE)
  - Multiple low-power mode (LPM) support with external wakeup
- Communications peripherals:
  - USB 2.0 (MAC + PHY)
  - Support for 12-pin 3.3-V compatible universal parallel port (uPP) interface
  - Two controller area network (CAN) modules (pin-bootable)
  - Three high-speed (up to 50-MHz) SPI ports (pin-bootable)
  - Two multichannel buffered serial ports (McBSPs)
  - Four serial communications interfaces (SCI/UART) (pin-bootable)
  - Two I<sup>2</sup>C interfaces (pin-bootable)
- Analog subsystem:
  - Up to four analog-to-digital converters (ADCs):
    - 16-bit mode
      - 1.1 MSPS each (up to 4.4-MSPS system throughput)
      - Differential inputs
      - Up to 12 external channels
    - 12-bit mode
      - 3.5 MSPS each (up to 14-MSPS system throughput)
      - Single-ended inputs
      - Up to 24 external channels
    - Single sample-and-hold (S/H) on each ADC
    - Hardware-integrated post-processing of ADC conversions:
      - Saturating offset calibration
      - Error from setpoint calculation
      - High, low, and zero-crossing compare, with interrupt capability
      - Trigger-to-sample delay capture
  - Eight windowed comparators with 12-bit digital-to-analog converter (DAC) references
  - Three 12-bit buffered DAC outputs
- Enhanced control peripherals:

- 24 pulse width modulator (PWM) channels with enhanced features
- 16 high-resolution pulse width modulator (HRPWM) channels:
  - High resolution on both A and B channels of eight PWM modules
  - Dead-band support (on both standard and high resolution)
- Six enhanced capture (eCAP) modules
- Three enhanced quadrature encoder pulse (eQEP) modules
- Eight sigma-delta filter module (SDFM) input channels, two parallel filters per channel:
  - Standard SDFM data filtering
  - · Comparator filter for fast action for out of range



Figure 2-4. TMS320F28379D Functional Block Diagram

### 2.2.4 AMC1305M05

The AMC1305 device is a precision, delta-sigma ( $\Delta\Sigma$ ) modulator with the output separated from the input circuitry by a capacitive double isolation barrier that is highly resistant to magnetic interference. This barrier is certified to provide reinforced isolation of up to 7000 V<sub>PEAK</sub> according to the DIN V VDE V 0884-10, UL1577, and CSA standards. Used in conjunction with isolated power supplies, the device prevents noise currents on a high common-mode voltage line from entering the local system ground and interfering with or damaging low voltage circuitry.

- Pin-compatible family optimized for shunt-resistor-based current measurements:
  - ±50-mV or ±250-mV input voltage ranges
  - CMOS or LVDS digital interface options
- Excellent DC performance supporting high-precision sensing on system level:
  - Offset error: ±50 µV or ±150 µV (max)
  - Offset drift:  $1.3 \,\mu V/^{\circ}C$  (max)
  - Gain error: ±0.3% (max)
  - Gain drift: ±40 ppm/°C (max)
- Safety-related certifications:
  - 7000-V<sub>PK</sub> reinforced isolation per DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12
  - 5000-V<sub>RMS</sub> isolation for 1 minute per UL1577
  - CAN/CSA No. 5A-Component Acceptance Service Notice, IEC 60950-1, and IEC 60065 End Equipment Standards
- Transient immunity: 15 kV/µs (min)
- High electromagnetic field immunity (see ISO72x Digital Isolator Magnetic-Field Immunity )
- External 5-MHz to 20-MHz clock input for easier system-level synchronization

· Fully specified over the extended industrial temperature range



Figure 2-5. AMC1305M05 Simplified Schematic



### 2.2.5 OPA4340

The OPA4340 series rail-to-rail CMOS operational amplifiers are optimized for low-voltage, single-supply operation. Rail-to-rail input and output and high-speed operation make them ideal for driving sampling ADCs. These op amps are also well-suited for general purpose and audio applications as well as providing I/V conversion at the output of DACs. Single, dual, and quad versions have identical specifications for design flexibility.

- · Rail-to-rail input
- Rail-to-rail output (within 1 mV)
- MicroSize packages
- Wide bandwidth: 5.5 MHz
- High slew rate: 6 V/µs
- Low THD + noise: 0.0007% (f = 1 kHz)
- Low quiescent current: 750 µA/channel
- Single, dual, and quad versions



### Figure 2-6. OPA4340 in Non-Inverting Configuration

### 2.2.6 LM76003

The LM76002/LM76003 regulator is an easy-to-use synchronous step-down DC/DC converter capable of driving up to 2.5 A (LM76002) or 3.5 A (LM76003) of load current from an input up to 60 V. The LM76002/LM76003 provides exceptional efficiency and output accuracy in a very small solution size. Peak current-mode control is employed. Additional features such as adjustable switching frequency, synchronization, FPWM option, power-good flag, precision enable, adjustable soft start, and tracking provide both flexible and easy-to-use solutions for a wide range of applications. Automatic frequency foldback at light load and optional external bias improve efficiency. This device requires few external components and has a pinout designed for simple PCB layout with best-in-class EMI (CISPR22) and thermal performance. Protection features include thermal shutdown, input UVLO, cycle-by-cycle current limit, and short-circuit protection. The LM76002/LM76003 device is available in the WQFN 30-pin leadless package with wettable flanks.

- · Integrated synchronous rectification
- Input voltage: 3.5 V to 60 V (65 V maximum)
- Output current:
  - LM76002: 2.5 A
  - LM76003: 3.5 A
- Output voltage: 1 V to 95% V<sub>IN</sub>
- 15-µA quiescent current in regulation
- Wide voltage conversion range:
  - t<sub>ON-MIN</sub> = 65 ns (typical)
  - t<sub>OFF-MIN</sub> = 95 ns (typical)
- System-level features:
  - Synchronization to external clock

•



- Power-good flag
- Precision enable
- Adjustable soft start (6.3 ms default)
- Voltage tracking capability
- Pin-selectable FPWM operation
- High-efficiency at light-load architecture (PFM)
- Protection features:
  - Cycle-by-cycle current limit
  - Short-circuit protection with hiccup mode
  - Overtemperature thermal shutdown protection



Figure 2-7. LM76003 Simplified Schematic

#### 2.2.7 PTH08080W

The PTH08080W is a highly integrated, low-cost switching regulator module that delivers up to 2.25 A of output current. The PTH08080W sources output current at a much higher efficiency than a TO-220 linear regulator, thereby eliminating the need for a heat sink. Its small size  $(0.5 \times 0.6 \text{ in})$  and flexible operation creates value for a variety of applications.

- Up to 2.25-A output current at 85°C
- 4.5-V to 18-V input voltage range
- Wide-output voltage adjust (0.9 V to 5.5 V)
- Efficiencies Up To 93%
- On/off inhibit
- UVLO
- Output overcurrent protection (non-latching, auto-reset)
- Overtemperature protection
- Ambient temperature range: -40°C to +85°C
- Surface-mount package
- Safety agency approvals: UL/CUL 60950, EN60950



\$ Diode is Required When  $V_0 \ge 5.25$  V and  $V_1 \ge 16$  V.

#### Figure 2-8. PTH08080W Standard Application

### 2.2.8 TLV1117

The TLV1117 device is a positive low-dropout voltage regulator designed to provide up to 800 mA of output current. The device is available in 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V, and adjustable-output voltage options. All internal circuitry is designed to operate down to 1-V input-to-output differential. Dropout voltage is specified at a maximum of 1.3 V at 800 mA, decreasing at lower load currents.

- 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V, and adjustable-output voltage options
- Output current: 800 mA
- Specified dropout voltage at multiple current levels
- 0.2% line regulation maximum
- 0.4% load regulation maximum



Figure 2-9. TLV1117 Simplified Schematic

### 2.2.9 OPA350

The OPA350 series of rail-to-rail CMOS operational amplifiers are optimized for low voltage, single-supply operation. Rail-to-rail input and output, low noise (5 nV/ $\sqrt{Hz}$ ), and high speed operation (38 MHz, 22 V/µs) make the amplifiers ideal for driving sampling ADCs. They are also suited for cell phone PA control loops and video processing (75- $\Omega$  drive capability), as well as audio and general purpose applications. Single, dual, and quad versions have identical specifications for maximum design flexibility.

• Rail-to-rail input

TEXAS INSTRUMENTS www.ti.com

- Rail-to-rail output (within 10 mV)
- Wide bandwidth: 38 MHz
- High slew rate: 22 V/µs
- Low noise: 5 nV/√Hz
- Low THD+noise: 0.0006%
- Unity-gain stable
- MicroSize packages
- · Single, dual, and quad

### 2.2.10 UCC14240

The UCC14240-Q1 is a high-isolation, automotive qualified 2.0-W DC/DC module designed to provide power to SiC or IGBT gate drivers. The device integrates a transformer and DC/DC controller through proprietary architecture to achieve the smallest design size and high power density, while achieving high efficiency with very low emissions. The high-accuracy (±1.3 %), adjustable output voltages optimize gate drive voltage to provide higher system efficiency at high switching frequencies. Power-Limit and Fault Protection features maintain reliable SiC and IGBT FET operation.

- Fully integrated high-density isolated DC/DC module with isolation transformer
- Isolated DC/DC for driving: IGBTs, SiC FETs
- Input voltage range: 21 V to 27 V with 32-V absolute maximum
- 2.0-W output power at  $T_A \le 85^{\circ}C$  and > 1.5 W at  $T_A = 105^{\circ}C$
- Adjustable (VDD VEE) output voltage (with external resistors): 18 V to 25 V, ±1.3 % regulation accuracy over full temperature range
- Adjustable (COM VEE) output voltage (with external resistors): from 2.5 V to (VDD VEE), ±1.3 % regulation accuracy over full temperature range
- · Low electromagnetic emission with spread spectrum modulation and integrated transformer design
- Enable, Power Good, UVLO, OVLO, soft-start, short-circuit, power-limit, under-voltage, overvoltage, and overtemperature protection
- CMTI > 150 kV/µs
- AEC-Q100 qualified for automotive applications
  - Temperature grade 1:  $-40^{\circ}C \le T_{J} \le 150^{\circ}C$
  - Temperature grade 1: -40 °C ≤ T<sub>A</sub> ≤ 125°C
- Functional Safety-Capable
  - Documentation available to aid functional safety system design
- Planned safety-related certifications:
  - 4243-V<sub>PK</sub> basic isolation per DIN EN IEC 60747-17 (VDE 0884-17) -
  - 3000-V<sub>RMS</sub> isolation for 1 minute per UL1577 -
  - Basic insulation per CQC GB4943.1
- 36-pin, wide SSOP package





Figure 2-10. UCC14240 Typical Application



# 2.3 System Design Theory

### 2.3.1 Three-Phase T-Type Inverter

### 2.3.1.1 Architecture Overview

To understand the impetus behind a three level t-type inverter, some background on a traditional two-level inverter is required. A typical implementation of this architecture is shown in Figure 2-11.



Figure 2-11. Two-Level, Three-Phase Inverter Architecture

To simplify the analysis, a single leg can be isolated.



Figure 2-12. Two-Level, Single-Phase Inverter Leg

In this example, the two switching devices as a pair have four possible conduction states, independent of the other phases:







By observing the current path through the inverter, each switching device must be capable of blocking the full DC link voltage present between DC+ and DC–. In traditional low-voltage systems (< 600 V), this capability is fairly trivial with common off-the-shelf IGBTs. However, if the DC link voltage is pushed higher to increase the power throughput without increasing current, as is a common trend in power electronics, this limitation puts an upper level on the supported voltage ranges.

Additionally, the increased voltage does result in increased switching losses in the traditional IGBTs. The low dV/dt exacerbates itself in these devices, even if they are able to support the higher voltages. This dV/dt is what determines how quickly one device can transition from on to off (or vice versa), thus dictating the dead time between each of these states. An elongated switch time or dead time means the switches spend less time at full conduction, resulting in decreased efficiency.

These two primary drawbacks of a two-level inverter are what drives the implementation in this design.

The next step up from a standard two-level inverter is a T-type three-level inverter. This type is implemented by inserting two back-to-back switching devices between the switch node and the neutral point of the DC link created by the bulk input capacitors. These two switch devices are placed in a common emitter configuration so that current flow can be controlled by switching one or the other on or off. This configuration also enables both of them to share a common bias supply as the gate-emitter voltage is identically referenced. Figure 2-17 shows a simplified view of the implementation.



Figure 2-17. Three-Level T-Type, Three-Phase Inverter Architecture



To assist in understanding the benefits of the architecture, the inverter is again reduced to a single leg.



Figure 2-18. Three-Level T-Type, Single-Phase Inverter Leg

Adding two extra switching devices complicates the control of the system, but the same process of evaluating current flow during various modulation points illustrates the architecture benefits. Additionally, a simplified commutation scheme can be demonstrated, illustrating that control of a T-type inverter is not substantially more difficult than a traditional two-level architecture.

A single leg has three potential connection states: DC+, DC–, or N. This connection can be accomplished by closing Q1, closing Q3 and Q4, and closing Q2, respectively. However, this scheme depends on the current path in the system. Rather, for a DC+ connection, Q1 and Q3 can be closed, Q2 and Q4 for a neutral connection, and Q2 and Q4 for a DC– connection. This scheme acts independent of current direction as shown in the following figures.



Figure 2-19. Q1 on, Q2 off, Q3 on, and Q4 off



Figure 2-20. Q1 off, Q2 off, Q3 on, and Q4 off



Figure 2-21. Q1 off, Q2 off, Q3 on, and Q4 on

This example starts with the output phase connected to DC+ by closing Q1 and Q3, resulting in current output from the system. To transition to an N connection, Q1 is opened and after a dead-time delay, and Q4 is closed. This setup allows current to naturally flow through Q3 and the diode of Q4.









Figure 2-24. Q1 off, Q2 off, Q3 on, and Q4 on

For a negative current, the same sequence can be used. Once Q4 is closed, current then flows through it and the diode of Q3 rather than the diode of Q1.



A similar natural current flow can be observed when connecting the output leg from N to DC+ with a positive current. Q3 and Q4 start closed with a full N connection. Q4 is switched off, but current still flows through its associated diode. Closing Q1 now naturally switches the current flow from N to DC+.





Figure 2-30. Q1 on, Q2 off, Q3 on, Q4 off

As in the earlier example when moving from a DC+ to N connection on a negative current, the same scheme can also be used here for a positive current. Q3 and Q4 begin closed, conducting current into N. Q4 is opened, causing current to flow through the diode of Q1. Lastly, Q1 is closed, and current remains flowing in the same direction.

All four of these transition states (DC+ to N, N to DC+, with both forward and reverse current) all share two simple switching schemes. This also holds true for transitions to and from DC– through Q2. By maintaining this scheme through all switching cycles, a simple dead-zone delay between switching events is all that is needed to avoid shoot-though; however, additional protection can be added in the control software with relative ease.

An additional benefit from this modulation scheme is that Q3 and Q4 never switch at the same time. This benefit reduces voltage stress on the devices as well as the power rating of the bias supply to drive these devices effectively. As mentioned earlier, Q3 and Q4 can share a single supply sized for one driver rather than two.

Q1 and Q2 still need to block the full DC link voltage as they would in the traditional architecture. To use a higher DC bus voltage, full-voltage FETs still need to be in place here; however, because they are back to back and do not switch at the same time, the two switches on the center leg can be at a lower rating.

### 2.3.1.2 LCL Filter Design

Any system of power transfer to the grid is required to meet certain output specifications for harmonic content. In voltage sourced systems like modern photo-voltaic inverters, a high-order LCL filter typically provides sufficient harmonic attenuation, along with reducing the overall design size versus a simpler filter design. However, due to the higher order nature, take some care in its design to control resonance. Figure 2-31 shows a typical LCL filter.



Figure 2-31. LCL Filter Architecture



One of the key benefits of using SiC MOSFETs (as this reference design does) is the ability to increase the switching frequency of the power stage significantly versus traditional Si-based switching elements. This increased switching frequency has a direct impact on the inverter's output filter resonant design, which needs to be accounted for. To make sure that the filter is designed correctly around this switch frequency, this known mathematical model is used in this design.

The primary component is the inverter inductor, or Linv, which can be derived using Equation 1:

$$L_{inv} = \frac{V_{DC}}{8 \times f_{SW} \times I_{grid\_rated} \times \%ripple}$$
(1)

Using re-determined system specifications, one can easily calculate the primary inductor value:

$$L_{inv} = \frac{1000 \text{ V}}{8 \times 50 \text{ kHz} \times 18 \text{ A} \times 40\%} = 347 \text{ }\mu\text{H}$$
<sup>(2)</sup>

The sizing of the primary filter capacitor is handled in a similar fashion using Equation 3:

$$C_{f} = \frac{\% x \times Qrated}{2 \times \pi \times F_{grid} \times V_{grid}^{2}}$$
(3)

Make some design assumptions to finalize the value of  $C_f$ , namely, limiting the total reactive power absorbed by the capacitor to 5%. Scaling the total system power by the per phase power results in a primary capacitor value of:

$$I_{att} = \frac{1}{\left|1 + r \times \left(1 - L_{inv} \times C_b \times \left(2 \times \pi \times f_{SW}\right)^2 \times x\right)\right|} \times 100$$
(4)

$$C_{f} = \frac{5\% \times \frac{10 \text{ kW}}{3}}{2 \times \pi \times 50 \text{ Hz} \times \left(\frac{400}{\sqrt{3}}\right)^{2}} = 9.947 \text{ }\mu\text{F}$$
(5)

$$C_{b} = \frac{C_{f}}{x\%} = 199 \ \mu F$$
 (6)

For the remainder of the filter design, determine the values by defining the attenuation factor between the allowable ripple in grid inductor and the inverter inductor. This factor needs to be minimized while still maintaining a stable and cost effective total filter. By assuming an attenuation factor, an r value, which defines the ratio between the two inductors, is determined using Equation 4:

To obtain an attenuation factor of 10%, and using the earlier derived values, the value of r can be evaluated to be:

$$r = \left| \frac{\frac{1}{10\%} - 1}{1 - 347 \ \mu H \times 199 \ \mu F \times \left( 2 \times \pi \times 50 \ \text{kHz} \right)^2 \times 5\%} \right| = 2.7\%$$

10 kW

(7)

The resultant value for L<sub>arid</sub> is then:

$$L_{grid} = r \times L_{inv} = 9.34 \ \mu h$$

The filter design can be validated by determining its resonant frequency (Fres). A good criteria for providing a stable F<sub>res</sub> is that it is an order of magnitude above the line frequency and less than half the switching frequency. This criteria avoids issues in the upper and lower harmonic spectrums. The resonant frequency of the filter is defined using Equation 9:

$$F_{res} = \frac{\frac{1}{\sqrt{\frac{L_{grid} \times L_{inv}}{L_{grid} + L_{inv}} \times C_{f}}}}{2 \times \pi}$$

Or, using the derived filter values:

$$F_{res} = \frac{\frac{1}{\sqrt{\frac{9.34 \ \mu H \times 347 \ \mu H}{9.34 \ \mu H + 347 \ \mu H} \times 9.95 \ \mu F}}}{2 \times \pi} = 16.733 \ \text{kHz}$$
(10)

This value for F<sub>res</sub> meets the criteria listed earlier and validates the filter design.

The remaining value to determine is the passive damping that must be added to avoid oscillation. Generally, a damping resistor at the same relative order of magnitude as the C<sub>f</sub> impedance at resonance is suitable. This impedance is easily derived using Equation 11:

$$R_{d} = \frac{1}{6 \times \pi \times F_{res} \times C_{f}}$$

$$R_{d} = \frac{1}{6 \times \pi \times 16.733 \text{ kHz} \times 9.95 \text{ }\mu\text{H}} = 0.316 \Omega$$
(12)

For the final implementation in hardware, use real values for all of these components based on product availability and must be chosen to be appropriately close (±10% typically). When final values are determined, recalculate the resonant frequency to make sure the filter is still stable.

### 2.3.1.3 Inductor Design

With the filter being one of the major contributors to the size and weight of a solar inverter, make sure that the individual components are correctly sized. As seen in Section 2.3.1.2, the increase in the system switching speed provided by the SiC MOSFETs has already resulted in an inverter inductor that is of much smaller value than normal.

In Equation 1, the switching frequency is in the denominator. Any increase in switch frequency, all else being the same, results in an inverse relationship. Looking at the simplified equation for the inductance of a given inductor, there is a positive relationship between inductance and inductor cross sectional area by a number of turns. Both have a direct effect on the size of the component.

$$L = \frac{0.4 \times \pi \times \mu \times N^2 \times A \times 10^{-2}}{\ell}$$

(13)

(8)

(9)



#### where

- µ is core permeability
- N is the number of turns
- A is the cross sectional area
- I is the mean magnetic path length

The starting point for evaluating a solution to the variables in Equation 13 is to determine a valid core material and subsequent permeability. The core manufacturer typically has a range of suitable materials with selection criteria based on the design inductance and the inductor current. For this design, the nominal inductor current (with an overload factor of 105%) is defined as:

$$I_{\text{ind\_nom}} = \frac{\text{KVA}_{\text{out}} \times 105\%}{\sqrt{3} V_{\text{grid}}}$$
(14)

$$I_{\text{ind\_nom}} = \frac{10 \text{ kVA} \times 105\%}{\sqrt{3} \times 400} = 15.155 \text{ A}$$
<sup>(15)</sup>

Using a selection guide for a toroidal inductor core manufacturer, at 347  $\mu$ H, the core permeability comes to 26  $\mu$ H. The core also provides a value for the inductance factor, A<sub>L</sub>, which enables a quick path to selecting the number of turns.

$$N = \sqrt{\frac{L \times 10^3}{A_L}}$$
(16)

$$N = \sqrt{\frac{347 \ \mu H \times 10^3}{49}} = 84 \tag{17}$$

One last piece of information required for the inductor design is the winding wire size. This size is easily computed using the nominal inductor current rating. Using copper, with a current carrying density of 4 A/mm, this inductor requires a cross sectional area of:

$$A_{w} = \frac{I_{ind\_nom}}{4} = \frac{15.155}{4} = 3.789 \text{ mm}^{2}$$
<sup>(18)</sup>

This area is an equivalent to American Wire Gauge #12, which has a cross sectional area of 3.309 mm<sup>2</sup>. This slight derating is acceptable because the switching current allows a smaller gauge to be used when compared to a static DC bias current. For this inductor, flat winding is used to increase surface area for cooling and decrease potential skin depth effects.

Using the overall design of the core, with the flat 12 AWG winding, the total length of each winding is determined to be 64.87 mm. At this point, the DC resistance of the inductor can be calculated using Pouillet's Law:

$$R_{DC} = \rho \frac{\ell}{A}$$
(19)

$$R_{DC} = \left(17 \times 10^{-9}\right) \frac{84 \times 64.87 \text{ mm} \times 10^{-3}}{3.309 \text{ mm}^2 \times 10^{-6}} = 0.028 \ \Omega$$
<sup>(20)</sup>

To determine the AC resistance, first calculate the skin depth at the inverter switching frequency:



 $R_{AC}$  is then determined by  $R_{DC}$ ,  $S_d$ , and  $S_s$ , which is the equivalent square conductor width.

$$\mathsf{R}_{\mathsf{AC}} = \mathsf{R}_{\mathsf{DC}} \times \frac{1}{2} \times \left(\frac{\mathsf{S}_{\mathsf{s}}}{\mathsf{S}_{\mathsf{d}}}\right) \times \left(\frac{\sinh\left(\frac{\mathsf{S}_{\mathsf{s}}}{\mathsf{S}_{\mathsf{d}}}\right) + \sin\left(\frac{\mathsf{S}_{\mathsf{s}}}{\mathsf{S}_{\mathsf{d}}}\right)}{\cosh\left(\frac{\mathsf{S}_{\mathsf{s}}}{\mathsf{S}_{\mathsf{d}}}\right) - \cos\left(\frac{\mathsf{S}_{\mathsf{s}}}{\mathsf{S}_{\mathsf{d}}}\right)}\right) = 0.087 \ \Omega$$

$$(23)$$

This determination of  $R_{AC}$  helps determine total system losses.

### 2.3.1.4 SiC MOSFETs Selection

As shown in the architecture overview, the main switching device needs to support the full switching voltage. To support the 1000-V DC link voltage of this design, use 1200-V FETs; however, at this voltage, the migration to SiC is necessitated by several factors:

- The switching speed of a 1200-V SiC MOSFET is significantly faster than a traditional IGBT, leading to a reduction in switching losses.
- The reverse recovery charge is significantly smaller in the SiC MOSFET, resulting in reduced voltage and current overshoot.
- A lower temperature dependence at full load due to reduced conduction loss.

The middle switches are only exposed to half of the DC link voltage, or 500 V in this design. As such, a 650-V device is acceptable. A full SiC design provides the best performance due to these same features. For this design, the reverse recovery loss and voltage overshoot limits the device selection. As such, a 1200-V SiC MOSFET + 650-V MOSFET design is used.

Conduction loss is mainly determined by the  $R_{DS(on)}$  of the 1200-V SiC MOSFET and the on  $R_{DS(on)}$  of the 650-V SiC MOSFET. The 75-m $\Omega$  SiC devices have a good high-temperature performance, and the  $R_{DS(on)}$  only increases 40% at 150°C junction temperature. With the high temperature I-V curve in the data sheet, calculate the conduction loss on the devices.

Switching loss is a function of the switching frequency and switching energy of each switching transient, the switching energy is related with device current and voltage at the switching transient. Using the switching energy curve in the data sheet, one can estimate the total switching loss.

Similarly, the conduction loss and switching loss can be estimated for all the devices and efficiency can be estimated. With the thermal impedance information of the thermal system design, the proper device rating can be selected. The 1200-V/75-m $\Omega$  SiC MOSFET and 650-V/60-m $\Omega$  SiC MOSFET is a good tradeoff among thermal, efficiency and cost.

### 2.3.1.5 Loss Estimations

The primary source of lost efficiency in any inverter is going to be a result of the losses incurred in the switching devices. These losses are broken into three categories for each device:

- · Conduction loss: When the device is on and conducting normally
- · Switching loss: When the device is switching between states
- Diode conduction loss: Related to voltage drop and current when in conduction

RUMENTS

www.ti.com

TEXAS INSTRUMENTS www.ti.com

Each of these are dictated by their own equation, and can be determined from the device data sheet and design parameters that have already been set.

Conduction loss is driven by the on-time of the FET, the switched current, and the on-resistance:

$$P_{cond\_loss} = \frac{1}{T} \int_{0}^{T} V_{ce}(t) \times I_{c}(t) \times D_{Q}(t) dt$$
<sup>(24)</sup>

where

- V<sub>ce</sub> is the conduction voltage drop
- I<sub>c</sub> is the conduction current
- D<sub>Q</sub> is the duty cycle
- T represents one modulation cycle

Switching loss is determined by the switching energy of the device and the switching voltage at a selected test point. Determine the value of the switching energy from the device data sheet using the value of the designed external gate resistor. The remainder of the values needed were determined earlier in the design phase.

$$P_{sw\_loss} = \frac{\left(E_{on} + E_{off}\right) \times I_{peak} \times f_{SW} \times V_{DC}}{\pi \times I_{avg} \times V_{nom}}$$
(25)

Figure 2-32 shows an example of the graph used to extract the switching energy values from the device data sheet is shown for an C3M0060065D SiC MOSFET.





The diode conduction loss is similarly calculated using known values:

$$P_{sw\_diode} = \frac{1}{T} \int_{0}^{T} Vf(t) \times If(t) \times D_{D}(t) dt$$

where

- V<sub>f</sub> is the voltage drop
- If is the diode current
- D<sub>D</sub> is the duty cycle

(26)

• T represents one modulation cycle

Using these three equations, the expected losses of the design are computed for both the SiC MOSFETs as shown in Table 2-1.

PARAMETER	C3M0075120D (Q1)	C3M0060065D (Q3)	
Conduction loss	5.76 W	4.5 W	
Switching loss	1.8 W	1.13 W	
Diode loss	0 W	0 W	
Total	7.56 W	5.63 W	

Table 2-1. Expected Losses of Switching Devices

The final piece of the total system loss estimation is the inductor losses. These losses are determined using the value of the inductor DC and AC resistance and expected inductor current from Section 2.3.1.3.

$$Pind\_loss = I_{ind\_ac\_rms}^{2} \times R_{DC} + I_{ind\_ripple\_rms}^{2} \times R_{AC}$$
<sup>(27)</sup>

$$P_{ind\_loss} = (0.81 \text{ A})^2 \times 0.024 \ \Omega + (15.155)^2 \times 0.076 \ \Omega = 5.64 \text{ W}$$
<sup>(28)</sup>

The total major energy loss for this design is then:

$$P_{loss\_total} = 6 \times \left( P_{Q1\_total} + P_{Q3\_total} \right) + 3 \times P_{int\_loss}$$
<sup>(29)</sup>

$$P_{loss\_total} = 6 \times (5.631 \text{ W} + 7.56 \text{ W}) + 3 \times 5.64 \text{ W} = 96.102 \text{ W}$$
<sup>(30)</sup>

Use Equation 30 to determine the total expected inverter efficiency. Note that this is an estimation, but the estimate allows the design to be validated up to this point.

$$\eta = \frac{P_{out}}{P_{out} + P_{loss\_total}} \times 100$$
(31)
$$\eta = \frac{10 \text{ kW}}{10 \text{ kW} + 96.102 \text{ W}} = 99.048\%$$
(32)

### 2.3.1.6 Thermal Considerations

The loss estimations can also allow the heat output of the design to be characterized. Any electrical loss in the system is converted to waste heat.

Thermal simulations where performed using the physical layout of the design, as well as the expected energy losses. An off the shelf heat sink from Wakefield-Vette (OMNI-UNI-18-50) was selected to simplify the design process and provide a starting reference point for understanding the thermal performance. Use this data as a starting point for a thermal design, and not a fully-validated design.

The system was simulated using a worse-than-calculated thermal output of 10 W per switching device. This meant 120 W of total power dissipation across all three phases. Figure 2-33 and Figure 2-34 show the thermal simulation results with no fans.





Figure 2-33. Simulated Temperature vs Time



Figure 2-34. Passive Thermal Simulation Result

In this simulation, with only natural convection and small off the shelf heat sinks, the TO-247 package of the MOSFETs reaches a maximum temperature of 215°C, and the SiC MOSFET reaches 197°C. These temperatures are both outside the maximum allowed temperature range of the devices.

Figure 2-35 shows the next simulation, which includes active airflow and full ducting of the heat generating devices. This airflow reduces the maximum temperature of the MOSFET under a 130% load to be 130°C. This temperature is within the design constraint of the 175°C junction temperature of the C3M0060065D, which is the major heat generator. Please contact wakefield-Vette for details on the thermal simulation.





Figure 2-35. Active Ducted Thermal Simulation

#### 2.3.2 Voltage Sensing

Voltage sensing happens at two points in the inverter signal path to aid in control: before and after the primary output relay. By enabling measurement on both sides of the relay, the control system can lock into the grid voltage and frequency before connecting, thus preventing any mismatch issues.

Both sensing topologies are similar. First, PGND is used as a virtual neutral using a resistor network. On the grid side of the relay, only neutral is used. The high voltage signal is attenuated using a series of large value resistances. An offset of 1.65 V is added to the attenuated neutral point to center the voltage signal in the middle of the input range of the OPA4350, and the attenuated value from the phase voltage is measured. Figure 2-36 shows this sensing arrangement.



Figure 2-36. High-Voltage Sensing Signal Path

#### 2.3.3 Current Sensing

Critical to attaining a closed-loop control system is accurate current measurement of the inverter. In this design, current measurement is done at two locations with different sensing technologies. The first location is on the grid output using shunt resistors. Because the output is high voltage and the controller needs to remain isolated, the AMC1306M05 reinforced modulator is used to measure the resistor voltage drop. To keep system losses low, the AMC1306M05 has a  $\pm$ 50-mV input range. When compared to other devices with a typical input range of  $\pm$ 250 mV, the total power loss across the shunt is significantly reduced.



Sizing the shunt resistor for this design is a trade-off between sensing accuracy and power dissipation. A  $0.002-\Omega$  shunt provides a ±50-mV output signal at the approximate ±25-A output inverter but also only generates 0.5 W of heat at full load. When choosing an actual device, select a high accuracy value to eliminate the need to calibrate each sensor path.

The voltage across the shunt resistor is fed into the AMC1306M05 sigma-delta modulator, which generates the sigma-delta stream that is decoded by the SDFM demodulator present on the C2000<sup>™</sup> MCU. The clock for the modulator is generated from the eCAP peripheral on the C2000 MCU, and the AMC1306M05 data is decided using the built-in SDFM modulator.



Figure 2-37. Isolated Shunt Sensing With AMC1305M05

The second location is a Hall-effect sensor, which is used to sense the current through the inductor. The Hall-effect sensor has a built-in offset, and the range is different than what ADC can measure. Therefore, the voltage is scaled to match the ADC range using the circuit shown in Figure 2-39 and Equation 33. Of note here, the OPA4340 is used over the OPA4350 in the voltage sense path due to the lower bandwidth of the former. The low bandwidth helps to reduce accidental amplification of switching noise that can be picked up by long traces in the PCB.



Figure 2-38. Isolated Hall Effect Current Sensing





2.3.4 System Power Supplies

 $V_{out} = \frac{R_{f}}{R_{e}} \left( \frac{V_{nominal}}{I_{max}} + V_{offset} \right)$ 

This reference design uses multiple voltage domains across the system:

- A primary high-voltage input to power the entire board (up to 24 V)
- 24 V to power the gate drive cards, further described in Section 2.3.5
- 5 V to power the control card and drive isolated supplies
- Non-isolated 3.3 V for analog sensing
- Isolated 3.3 V for current shunt sensing

Figure 2-40 shows the full tree for all of these domains.



Figure 2-40. Power Tree

### 2.3.4.1 Main Input Power Conditioning

The primary voltage input for the design is rated for 15 V to 60 V. This wide  $V_{IN}$  enables the inverter to be powered from a variety of industrial voltage sources that might be used in a larger system. The range is enabled by the LM76003 synchronous step-down converter.

The converter is configured for a 12-V output using the R54 and R57 feedback resistor divider. This 12-V rail is then used to power the relays, fans, isolated gate drive bias supplies, and the remainder of the step-down converters in the system. The 3.5-A output support of the LM76003 is sufficient for this operation. The design also includes dual parallel output capacitors to reduce ESR and subsequent ripple and load transients and loads switch on an off.







### 2.3.4.2 Isolated Bias Supplies

To generate the isolated bias supplies for the AMC1306M05 isolated modulators, the SN6505B transformer driver is used to drive a Würth 750313638 transformer in a push-pull configuration. This is a recommended configuration from the SN6505B data sheet to build a 5-V  $\rightarrow$  6-V isolated supply.

The 6-V output is used to feed a TLV70450 LDO to generate a clean 5-V rail for the analog and digital circuitry of the AMC1306M05.



Figure 2-42. SN6505 Bias Voltage Supply



### 2.3.5 Gate Drivers

### 2.3.5.1 1200-V SiC MOSFETs

Figure 2-43 shows the schematic design of the isolated SiC MOSFET gate driver. VCC and GND are the supply pins for the input side of the UCC21710 device. The supply voltage at VCC can range from 3.0 V to 5.5 V with respect to GND. VDD and COM are the supply pins for the output side of the UCC21710 device. VEE is the supply return for the output driver and COM is the reference for the logic circuitry. The supply voltage at VDD can range from 15 V up to 30 V with respect to VEE. The PWM is applied across the IN+ and IN– pins of the gate driver.

On the secondary-side of the gate driver, gate resistors R308 and R307 control the gate current of the switching device. The DESAT fault detection prevents any destruction resulting from excessive collector currents during a short-circuit fault. To prevent damage to the switching device, the UCC21710 slowly turns off the SiC MOSFET in the event of a fault detection. A slow turnoff makes sure the overcurrent is reduced in a controlled manner during the fault condition. The DESAT diode D301 conducts the bias current from the gate driver, which allows sensing of the MOSFET-saturated collector-to-emitter voltage when the SiC MOSFET is in the ON condition.



Figure 2-43. UCC21710 Gate Drive Circuit

### 2.3.5.2 650-V SiC MOSFETs

Figure 2-44 shows the schematic design of the isolated MOSFET gate driver. The UCC5320S primary side is powered by a 3.3-V rail. A  $0.1-\mu$ F ceramic capacitor is placed close to the VCC1 pin for noise decoupling. The positive going UVLO threshold on the supply is 2.6 V and the negative going threshold is 2.5 V.

The PWM input to the gate driver is provided by the controller PWM output peripheral. Dead time must be inserted between the low-side and high-side PWM signals to prevent both switches turning on at the same time. The signal is single ended and is filtered by RC low-pass filter comprising of R417 and C410 before connecting to the gate driver input. The filter attenuates high-frequency noise and prevents overshoot and undershoot on the PWM inputs due to longer tracks from the controller to the gate driver. The inverting PWM input IN– is not used in the design and is connected to primary side ground.

The UCC5320S has split outputs that allow for controlling the turn-on rise time and turn-off fall time of the MOSFETs individually. A 3.3- $\Omega$  gate resistor R418 is used for MOSFETs turn-on. A 3.3- $\Omega$  MOSFET turn-off resistor R420 allows for strong turn-off, helping reduce turn-off losses. The low value of the turn-off resistor also increases the immunity of the gate drive circuit to Miller induced parasitic turn-on effects. A 10-k $\Omega$  resistor is connected across the MOSFET gate to collector pins close to the MOSFET on the main power board. This connection makes sure that the MOSFET remains in the off state in case the gate driver gets disconnected from the MOSFET due to faults.





Figure 2-44. UCC5320 Gate Drive Circuit

#### 2.3.5.3 Gate Driver Bias Supply

Section 2.3.5.1 and Section 2.3.5.2 show that the gate drivers rely on isolated bias voltages to drive the gates across the high-voltage barrier. In this architecture, there are four drivers per phase, but only three isolated domains are needed as described in Section 2.3.1.1. These domains are:

- 1. +15 V and -4 V for high SiC MOSFET switch
- 2. +15 V and –4 V for low SiC MOSFET switch
- 3. +15 V and -4 V for both SiC MOSFETs in the neutral leg

The same architecture used in Section 2.3.4.2 can generate the domains individually. However, to increase the power density of the design, the UCC1424 with integrated power supply was used. By using the following IC, this architecture decreases system complexity, cost, and size.

# 2.3.6 Control Design

### Terminology:



$V_{bus}$ or $V_{dc}$	bus voltage for the inverter
L <sub>i</sub> and R <sub>i</sub>	inductance of the inverter side inductor and series resistance
$L_g$ and $R_g$	inductance of the grid side inductor, and series resistance
C <sub>f</sub> and R <sub>f</sub>	capacitance value and series resistor plus any damping resistor
$v_{i_a}, v_{i_b}, v_{i_c}$	output voltage from the three phase bridge, this voltage is what is controlled using the duty cycle control of the three phase bridge

Therefore, for control purposes it is assumed now only the modulation needs to change between 2-level and 3-level inverter for the power stage and control design can remain the same. Where  $D_a$ ,  $D_b$ ,  $D_c$ , are the control variable generated such that the output voltage of the inverter can be represented as Equation 34:

$$v_{\underline{i}a} = D_a \times \frac{V_{DC}}{2}$$
(34)

**i**<sub>i a</sub>, **i**<sub>i b</sub>, **i**<sub>i c</sub> current through the inverter side inductor

 $v_{x\_a}, v_{x\_b}, v_{x\_c}\,$  voltage across the filter capacitor

 $i_{g_a}$ ,  $i_{g_b}$ ,  $i_{g_c}$  voltage across the filter capacitor

 $v_{g\_a}, v_{g\_b}, v_{g\_c}$  grid frequency

### 2.3.6.1 Current Loop Design

For the inverter filter shown in Figure 2-45, using KCL and KVL Equation 35 can be written.





$$v_{\underline{i}a} - L_{i} \frac{di_{\underline{i}a}}{dt} - R_{i}i_{\underline{i}a} = v_{\underline{x}a}$$

Upon re-arranging, Equation 35 can be written as Equation 36:

$$\frac{di_{i\_a}}{dt} = \frac{1}{L_i} v_{i\_a} - \frac{1}{L_i} \left( R_i i_{i\_a} + v_{x\_a} \right)$$
(36)

Similarly on another node, using KCL and KVL, Equation 37 can be written as Equation 37:

(35)

$$\frac{di_{g_a}}{dt} = \frac{1}{L_2} v_{x_a} - \frac{1}{L_2} \left( R_2 i_{g_a} + v_{g_a} \right)$$
(37)

Assuming  $R_f$  is negligible Equation 38 can be written for the capacitor voltage:

$$\frac{dv_{x_a}}{dt} = \frac{1}{C_f} \left( i_{i_a} - i_{g_a} \right)$$
(38)

Typically a synchronous reference frame control is designed, where a  $d_q$  rotating reference frame at grid frequency speed, and oriented such that the d axis is aligned to the grid voltage vector is used. Using basic trigonometric identities,  $i_d$  and  $i_q$  can be written as Equation 39 and Equation 40.

$$i_{d} = \frac{2}{3} \left( i_{a} \cos\omega t + i_{b} \cos(\omega t - 120) + i_{c} \cos(\omega t + 120) \right)$$

$$i_{q} = -\frac{2}{3} \left( i_{a} \sin\omega t + i_{b} \sin(\omega t - 120) + i_{c} \sin(\omega t + 120) \right)$$

$$(39)$$

$$(40)$$

Taking the derivative, and using the partial derivative theorem, Equation 41 is written:

$$\stackrel{\text{yields}}{\rightarrow} \frac{di_{d}}{dt} = \frac{2}{3} \left( \frac{di_{a}}{dt} \cos \omega t + \frac{di_{b}}{dt} \cos (\omega t - 120) + \frac{di_{c}}{dt} \cos (\omega t + 120) \right) + \omega i_{q}$$

$$\frac{di_{d}}{dt} = \frac{2}{3} \left( \frac{di_{a}}{dt} \cos \omega t + \frac{di_{b}}{dt} \cos (\omega t - 120) + \frac{di_{c}}{dt} \cos (\omega t + 120) \right) - \frac{2}{3} \omega (i_{a} \sin \omega t + i_{b} \sin (\omega t - 120) + i_{c} \sin (\omega t + 120))$$

$$(41)$$

The following state equations can be written:

$$\frac{di_{\underline{i}\underline{d}}}{dt} = \frac{1}{L_i} v_{\underline{i}\underline{d}} + \omega i_{\underline{i}\underline{q}} - \frac{1}{L_i} \left( R_i i_{\underline{i}\underline{d}} + v_{\underline{x}\underline{d}} \right)$$
(42)

$$\frac{di_{\underline{i}}q}{dt} = \frac{1}{L_{i}} v_{\underline{i}}q - \omega i_{\underline{i}}d - \frac{1}{L_{i}} (R_{i}i_{\underline{i}}q + v_{x_{\underline{q}}})$$
(43)

Hence, using these equations, and substituting in Equation 44:

$$(\mathbf{s}\mathbf{L}_{i})\mathbf{i}_{i\_d}(\mathbf{s}) = \mathbf{v}_{i\_d}(\mathbf{s}) + (\mathbf{\omega}\mathbf{L}_{i})\mathbf{i}_{i\_q}(\mathbf{s}) - (\mathbf{R}_{i}\mathbf{i}_{i\_d}(\mathbf{s}) + \mathbf{v}_{x\_d}(\mathbf{s}))$$

$$(44)$$

Taking the Laplace function on the previous equations:

$$(\mathbf{s}\mathbf{L}_{i})\mathbf{i}_{i_{q}}(\mathbf{s}) = \mathbf{v}_{i_{q}}(\mathbf{s}) - (\mathbf{\omega}\mathbf{L}_{i})\mathbf{i}_{i_{d}}(\mathbf{s}) - (\mathbf{R}_{i}\mathbf{i}_{i_{q}}(\mathbf{s}) + \mathbf{v}_{x_{q}}(\mathbf{s}))$$

$$(45)$$

When written in control diagram format, this looks like the following. Feedforward elements are added to remove additional sources of disturbances and errors in the model, two feedforward elements are added,

- 1. For the coupling term from the other axis in synchronous frame
- 2. For the output grid voltage

The diagram is drawn as shown in Figure 2-46.



where:

- i\*<sub>i d</sub> is the current reference
- $K_{i_{gain}}^{-}$  is the current sense scalar which is one over max current sense
- K<sub>i\_fltr</sub> is the filter that is connected on the current sense path. current sense scalar which is one over max current sense
- K<sub>vbus gain</sub> is the voltage sense scalar for the bus, which is one over max voltage sensed
- K<sub>vg gain</sub> is the voltage sense scalar for the grid voltage, which is one over max voltage sensed

Figure 2-46. Id Current Loop Model



Figure 2-47. Iq Current Loop Model

With the feedforward elements, the small signal model can be written as Equation 46(Note: Separate scaling factors are applied to bus voltage and grid voltage due to the differences in the sensing range.):

$$\frac{\hat{i}_{i\_d\_pu}}{\hat{d}} = G_d K_{pwm} \frac{1}{K_{vbus\_gain}} K_{i\_gain} K_{i\_fltr} \frac{1}{(R_i + sL_i)}$$
(46)

In the case of an LCL filter, the following can be assumed as a simplified model as in Equation 47:



$$\frac{\tilde{i}_{\underline{i}\underline{d}\underline{p}\underline{u}}}{\hat{d}} = G_{d} K_{pwm} \frac{1}{K_{\underline{i}\underline{gain}}} K_{\underline{i}\underline{f}\underline{l}\underline{r}} \frac{1}{\left(Z_{\underline{i}} + \frac{Z_{c}Z_{f}}{\left(Z_{c} + Z_{f}\right)}\right)}$$
(47)

The current loop plant is compared with the SFRA measured data for the current loop as illustrated in Figure 2-48.



Figure 2-48. Current Loop Plant Frequency Response Modelled vs Measured

Equation 48 represents the compensator designed for the closed-loop operation:

$$G_{i} = 0.3 \times \frac{\left(s + 2\pi \times 95.6\right)}{s}$$
(48)

With which the open loop plot in Figure 2-49 is achieved, gives roughly > 1-kHz bandwidth in the  $I_d$  and  $I_q$  loop.





Figure 2-49. Current Loop, Open Loop Response Modelled vs Measured

### 2.3.6.2 PFC DC Bus Voltage Regulation Loop Design

Before looking at the voltage loop model, the power measurement from DQ domain can be written as:

$$P = v_{a}i_{a} + v_{b}i_{b} + v_{c}i_{c} = \begin{bmatrix} v_{a} & v_{b} & v_{c} \end{bmatrix} \begin{bmatrix} i_{a} \\ i_{b} \\ i_{c} \end{bmatrix} = (T_{abc->dq0}^{-1} \overrightarrow{v_{dq0}})^{T} (T_{dq0->abc}^{-1} \overrightarrow{i_{dq0}}) = \overrightarrow{v_{dq0}} (T_{abc->dq0}^{-1})^{T} T_{abc->dq0}^{-1} \overrightarrow{i_{dq0}} = \frac{3}{2} (v_{gd}i_{d} + v_{gq}i_{q} + v_{g0}i_{0})$$
(49)

$$T_{abc \rightarrow dq0} = \frac{2}{3} \begin{vmatrix} \cos(\omega t) & \cos(\omega t - \frac{2\pi}{3}) & \cos(\omega t + \frac{2\pi}{3}) \\ -\sin(\omega t) & -\sin(\omega t - \frac{2\pi}{3}) & -\sin(\omega t + \frac{2\pi}{3}) \\ \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \end{vmatrix}$$

where

Hence:

$$P = \frac{3}{2} \left( v_{gd} \dot{i}_{d} + v_{gq} \dot{i}_{q} \right)$$

$$Q = - v_{gd} \dot{i}_{d} + v_{gq} \dot{i}_{q}$$
(50)
(51)

The DC Bus regulation loop is assumed to be providing the power reference, which is divided by the square of the line voltages RMS to provide the conductance. When further multiplied by the line voltage gives the instantaneous current.




Figure 2-50. Voltage Loop Model

A small-signal model of the DC bus regulation loop is developed by linearizing Equation 52 around the operating point:

$$i_{DC}v_{bus} = 3\eta v_{g_{rms}}i_{g_{rms}} \Longrightarrow \hat{i}_{DC} = 3\eta \frac{\overline{V}_{g_{rms}}}{\overline{V}_{bus}}\hat{i}_{g_{rms}}$$
(52)

Because transformation is an amplitude invariant, translating from RMS to peak quantities using

$$\hat{i}_{g_{rms}} = \frac{1}{\sqrt{2}} \hat{i}_{gd}_{and} \hat{v}_{g_{rms}} = \frac{1}{\sqrt{2}} \hat{v}_{gd}_{d}$$
, Equation 53 can be derived.

$$\hat{i}_{DC} = \frac{3}{2} \frac{\overline{V}_{gd}}{\overline{V}_{bus}} \hat{i}_{gd}$$
(53)

$$\hat{\mathbf{v}}_{\text{bus}} = \frac{\mathbf{Z}_{c}\mathbf{R}_{L}}{\mathbf{Z}_{c} + \mathbf{R}_{I}} \hat{\mathbf{i}}_{\text{DC}}$$

Also for resistive load on the DC Bus:

Therefore, the voltage loop plant can be written as Equation 54

$$G_{v_{bus}} = \frac{Z_{c}R_{L}}{Z_{c}+R_{L}} \times p \times \frac{K_{vbus_{fitr}} \times K_{vbus_{gain}}}{K_{i_{gain}}} \times \frac{1}{\left(V_{bus} \times K_{vg_{gain}}\right)} \times \frac{3}{2} \times \left(\frac{V_{g_{gain}}}{V_{g_{gain}}}\right)$$
(54)

Using the previous model the following compensator, Equation 55 is designed for the voltage loop:

$$G_{v} = 1.8581 \times \frac{\left(s + 2\pi \times 35\right)}{s}$$
<sup>(55)</sup>

SFRA is used to measure the voltage loop bandwidth, and compare against the model which shows good correlation to the model. Figure 2-51 shows the plant frequency response comparison and Figure 2-52 shows the open-loop frequency response comparison of modelled versus measured.



Figure 2-51. Voltage Loop Plant Frequency Response Measured vs Modelled



Figure 2-52. Voltage Loop, Open-Loop Frequency Response Modelled vs Measured



# 3 Hardware, Software, Testing Requirements, and Test Results

# 3.1 Required Hardware and Software

This section details the hardware and explains the different sections on the board and how to set them up for the experiments as outlined in this design guide.

#### 3.1.1 Hardware

#### 3.1.1.1 Test Hardware Required

The DUT in this design is set up and is operated in several pieces:

- One TIDA-01606 power board
- Three TIDA-01606 gate driver cards
- One TIDA-01606 ISOHVCARD
- TMS320F28379D Control Card or TMS320F280039C Control Card
- Mini USB cable
- One USB isolator
- · Laptop or other computer

The test equipment required to power and evaluate the design is as follows:

- 24-V, 4-A bench style supply for primary board power
- For PFC Mode
  - 400 V<sub>L-L</sub> capable three-phase AC source
  - > 10-kVA resistive load to be connected at the DC output
- For Inverter Mode
  - Star connected resistive load network like the 10-kW Simplex PowerStart load bank
  - 800-V, 12-A power supply for DC link input
- Four-channel, power quality analyzer
- Oscilloscope, voltage meter, and current probes

The design follows an HSEC control card concept. This design can be scaled across multiple devices from the C2000<sup>™</sup> MCU product family with a compatible HSEC control card. The key resources used for controlling the power stage on the MCU are listed in Table 3-1.

### 3.1.1.2 Microcontroller Resources Used on the Design (TMS320F28379D)

Table 3-1 details the key controller peripherals used for control of the power stage on the board and Table 3-2 lists the key connectors and functions.

Pin Number	DESCRIPTION	SOFTWARE NAME
15, 31, 28	Grid Voltage Sense Phase A, B, C	TINV_VGRID_A, B, C
21, 33, 30	Inverter Side Voltage Phase A, B, C	TINV_VINV_A, B, C
25, 37, 34	Inverter Side Current Phase A	TINV_IINV_A, B, C
42	Bus Voltage Sensing	TINV_VBUS
40	Bus Voltage Mid Point Sensing	TINV_VBUS_MID
12, 14, 18, 20	Temperature A, B, C and Ambient	TINV_TEMP_A, B, C, AMB
49, 50, 58	Q1 PWM Phase A, B, C	TINV_Q1_A, B, C
51, 52, 60	Q3 PWM Phase A, B, C	TINV_Q3_A, B, C
53, 54, 62	Q2 PWM Phase A, B, C	TINV_Q2_A, B, C
99, 103, 107	SDFM Data IG A, B, C	TINV_IGRID_A, B, C
101, 105, 109	SDFM Clock IG A, B, C	
57, 75	SDFM Clock Source	
89, 87 , 85	SiC Fault Signal A, B, C (active Low)	TINV_FAULT_A, B, C
86, 88, 90, 92	Relay on A, B, C, N	TINV_RELAY_A, B, C, N
61, 63	Gate driver supply PWM	TINV_GATE_DRIVE
59	Control GPIO for FAN	TINV_FAN

#### Table 3-1. Key Controller Peripherals Used for Control of Power Stage on Board



#### Table 3-1. Key Controller Peripherals Used for Control of Power Stage on Board (continued)

Pin Number	DESCRIPTION	SOFTWARE NAME
108, 110	These pins are used to see ISR nesting and so forth, on the docking station while starting firmware debug	TINV_PROFILING1,2
95	Gate driver enable	TNV_PWM_EN
81	Gate driver Reset	TINV_R

CONNECTOR NAME	FUNCTION		
J1, J2	DC+ and DC– terminals		
J3, J4, J31, J32	Phases A, B, C and neutral terminals		
J33	24-V auxiliary power supply		
J34	Jumper for auxiliary power supply		
J5, J13	HSEC control card connector slot		
J23, J7, J17, J14, J20	Phase A gate driver card connector slot		
J24, J15, J21, J9, J18	Phase B gate driver card connector slot		
J25, J16, J22, J12, J19	Phase C gate driver card connector slot		

# Table 3-2 Key Connectors and Functions

The following lists shows the hardware changes to TIDA-01606 - REV-6.

1. Connect VMID\_SEN\_C pad terminal of CAP134 to pin 40 of J2.

#### 3.1.1.3 F28377D, F28379D Control-Card Settings

Certain settings on the device control card are needed to communicate over JTAG and use the isolated UART port. The settings also provide a correct ADC reference voltage. The following are the settings required on revision 1.1 of the F28379D control card.

Refer to the information sheet located inside C2000Ware at <sdk install path>\c2000ware\boards\controlCARDs\TMDSCNCD28379D:

- 1. A:SW1 on the control card must be set on both ends to ON (up) position to enable JTAG connection to the device and the UART connection for SFRA GUI. If this switch is OFF (down), one cannot use the isolated JTAG built in on the control card nor can SFRA GUI communicate to the device.
- 2. A:J1 is the connector for the USB cable that is used to communicate to the device from a host PC on which Code Composer Studio (CCS) runs.
- 3. A 3.3-V reference is desired for the control loop tuning on this design; therefore, set the appropriate jumpers to provide a 3.3-V reference externally to the on-chip ADC. For version 1.3 of the F28379D control card, this means SW3 and SW2 are moved to the end with "." that is, to the left, which puts 3.3-V VDDA as the reference for the ADC. Refer to the information sheet for more information.
- 4. On Jumper connector J3, connect together pin 2 and pin 3 by using a jumper.

#### 3.1.1.4 Microcontroller Resources Used on the Design (TMS320F280039C)

Table 3-3 details the key controller peripherals used for control of the power stage on the board and Table 3-4 lists the key connectors and functions.

Pin Number	DESCRIPTION	SOFTWARE NAME
15, 31, 28	Grid Voltage Sense Phase A, B, C	TINV_VGRID_A, B, C
21, 33, 30	Inverter Side Voltage Phase A, B, C	TINV_VINV_A, B, C
27, 37, 36	Inverter Side Current Phase A, B, C	TINV_IINV_A, B, C
40	Bus Voltage Sensing	TINV_VBUS
39	Bus Voltage Mid Point Sensing	TINV_VBUS_MID
12, 14, 18, 20	Temperature A, B, C and Ambient	TINV_TEMP_A, B, C, AMB
49, 50, 58	Q1 PWM Phase A, B, C	TINV_Q1_A, B, C

### Table 3-3 Key Controller Peripherals Used for Control of Power Stage on Board

Table 3-3. Key Controller Peripherals Used for Control of Power Stage on Board (continued)			
Pin Number	DESCRIPTION	SOFTWARE NAME	
51, 52, 60	Q3 PWM Phase A, B, C	TINV_Q3_A, B, C	
53, 54, 62	Q2 PWM Phase A, B, C	TINV_Q2_A, B, C	
99, 103, 107	SDFM Data IG A, B, C	TINV_IGRID_A, B, C	
101, 105, 109	SDFM Clock IG A, B, C		
57, 75	SDFM Clock Source		
89, 87 , 85	SiC Fault Signal A, B, C (active Low)	TINV_FAULT_A, B, C	
92	Relay on A, B, C, N	TINV_RELAY_A, B, C, N	
61, 63	Gate driver supply PWM	TINV_GATE_DRIVE	
59	Control GPIO for FAN	TINV_FAN	
108, 110	These pins are used to see ISR nesting and so forth, on the docking station while starting firmware debug	TINV_PROFILING1,2	
95	Gate driver enable	TNV_PWM_EN	
81	Gate driver Reset	TINV_R	

Table 3-4.	<b>Key Connectors</b>	and Functions
------------	-----------------------	---------------

•	
CONNECTOR NAME	FUNCTION
J1, J2	DC+ and DC– terminals
J3, J4, J31, J32	Phases A, B, C and neutral terminals
J33	24-V auxiliary power supply
J34	Jumper for auxiliary power supply
J5, J13	HSEC control card connector slot
J23, J7, J17, J14, J20	Phase A gate driver card connector slot
J24, J15, J21, J9, J18	Phase B gate driver card connector slot
J25, J16, J22, J12, J19	Phase C gate driver card connector slot

The following lists shows the hardware changes to TIDA-01606 - REV-6.

On the connector J5 of the power card:

- 1. Pin 42 needs to be shorted with pin 40
- 2. Pin 25 needs to be shorted with pin 27
- 3. Pin 34 needs to be shorted with pin 36
- 4. Pin 106 needs to be shorted with pin 110

On the power card:

- 1. R197, R198, R199 needs to be removed. Jumper wires between gates of Q16, Q17, Q18 and Q19 are needed.
- 2. R135 and R205 needs to be removed. Jumper wires are required:
  - a. Between PAD1 of R135 and PAD2 of R205;
  - b. Between PAD1 of R205 and PAD2 of R135.
- 3. Connect VMID\_SEN\_C pad terminal of CAP134 to pin 39 of J5.

### 3.1.2 Software

Find related software information at the following link: www.ti.com/tool/C2000WARE-DIGITALPOWER-SDK

### 3.1.2.1 Getting Started With Firmware

### 3.1.2.1.1 Opening the CCS project

The software of this design is available inside C2000Ware\_DigitalPower\_SDK and is supported inside the powerSUITE framework. To open the project:

- 1. Install CCS (version 10.1 or above)
- 2. Install C2000Ware DigitalPower SDK from the tool page



- 3. Open CCS, and create a new workspace
- Inside CCS, go to View -> Resource Explorer. Under Resource Explorer, go to Software -> C2000Ware DigitalPower SDK - <version> -> development kits and select this solution; that is, TIDA-01606/ TIDA-010039, and click import project. The code is available for both F28379D and F280039C.

#### 3.1.2.1.2 Digital Power SDK Software Architecture

The general structure of the project is shown in <>. Once the project is imported, the Project Explorer appears inside CCS.

Solution-specific and device-independent files that consist of the core algorithmic code are in "<solution>.c/h".

Board-specific and device-specific files are in "<solution>\_hal.c/h". This file consists of device-specific drivers to run the solution. If the user wants to use a different modulation scheme or a different device, the user is required only to make changes to these files, besides changing the device support files in the project.

The "<solution>-main.c" file consists of the main framework of the project. This file consists of calls to the board and solution file that help in creating the system framework, along with the interrupt service routines (ISRs) and slow background tasks.

For this design, <solution> is "tinv" which is also referred to as the module name.

The powerSUITE page can be opened by clicking on the "main.syscfg" file, listed under the Project Explorer. The powerSUITE page generates the "<solution>\_settings.h" file. This file is the only C based file used in the compile of the project that is generated by the powerSUITE page. The user must not modify this file manually, as the changes are overwritten by powerSUITE each time the project is saved. "<solution>\_user\_settings.h" is included by the "<solution>\_settings.h" and can be used to keep any settings that are outside the scope of powerSUITE tools such as #defines for ADC mapping, GPIOs etc.

The "Kit.json" and "solution.js" files are used internally by powerSUITE and also must not be modified by the user. Any changes to these files results in the project not functioning properly.

The solution name is also used as the module name for all the variables and defines used in the solution.

Therefore, all variables and function calls are prepended by the **TINV** name (for example, **TINV**\_vSecSensed\_pu). This naming convention lets the user combine different solutions while avoiding naming conflicts.

#### 3.1.2.1.3 Interrupts and Lab Structure

The project consists of two ISRs (ISR1 and ISR2) with ISR1 being the fastest and non-nestable ISR. ISR1 is reserved for the control loop and the PWM update. ISR1 is triggered by the PRIM\_LEG1\_PWM\_BASE  $\rightarrow$  EPWM\_INT\_TBCTR\_U\_CMPC event.

ISR2 is triggered by CPU Timer INT which is initiated by an overflow on CPU timer. It is used to run housekeeping functions such as doing a running average on the currents and voltage signals to remove noise and running the slew rate function for commanded references.





# Figure 3-1. Software Flow Diagram

The software of this reference design is organized in seven labs, Table 3-5 lists the labs and how they have been tested. All the labs can be run on the C28x Main CPU or the *Control Law Accelerator*.

LAB NUMBER	DESCRIPTION	COMMENTS	TEST ENVIRONMENT
1	INV: PWM and ADC check	Test the PWM driver, ISR structure and execution rate, can be run on a control card. Unit test protection mechanisms. Test ADC mapping and reading of conversion data.	Control Card
2	INV: Open loop check	PWM Check, ADC check, Protection Check, inverter mode DC bus connected and resistive star network as load	Control Card + Power Stage Hardware
3	INV: Closed Current Loop, Resistive load connected at AC		Control Card + Power Stage Hardware
4	INV: Closed Current Loop, Grid connected test inverter mode		Control Card + Emulated power stage under Hardware In-the Loop
5	PFC: Three phase AC source , Resistive load at DC, open Loop check	<ol> <li>Check if the vGridRms, iGridRms, vBus meas are correct</li> <li>Check if PLL is locked.</li> </ol>	Control Card + Power Stage Hardware
6	PFC: Closed Current Loop, Resistive load connected at DC, three phase AC ?		Control Card + Power Stage Hardware
7	PFC: Closed Voltage loop + Current Loop , Resistive load connected at DC, three phase AC ?		Control Card + Power Stage Hardware

#### Table 3-5. Overview of Labs to Test Reference Design

#### 3.1.2.1.4 Building, Loading and Debugging the Firmware

To build the project, right-click on the project name and click Rebuild Project. The project builds successfully.

To load the project, first make sure in the Project Explorer the correct target configuration file is set as Active under targetConfigs (\*.ccxml file). Then, click  $Run \rightarrow Debug$  to launch a debugging session. In case of dual-CPU devices, a window may appear for the user to select the CPU on which the debug is to be performed. In this case, select CPU1. The project will then load on the device and the CCS debug view will become active. The code will halt at the start of the main routine.

To debug the system one would monitor the variables in the watch/expressions window. To populate this window with the correct variables, click View  $\rightarrow$  Scripting Console to open the scripting console dialog box. On the upper right corner of this console, click on *Open* and then browse to the "setupdebugenv\_lab<Number>.js" script file located inside the project folder. This will populate the watch window with the appropriate variables needed to debug the system. Enable Continuous Refresh button on the watch window to enable continuous update of values from the controller.

Real-time emulation is a special emulation feature that allows windows within Code Composer Studio to be updated while the MCU is running. This allows graphs and watch views to updated, but also allows the user to change values in watch or memory windows, and see the effect of these changes in the system without halting the processor. To enable real-time mode click on this button on the top bar of CCS <insert image>. A message box may appear. If so, select YES to enable debug events. This will set bit 1 (DGBM bit) of status register 1 (ST1) to a "0". DGBM is the debug enable mask bit. When the DGBM bit is set to "0", memory and register values can be passed to the host processor for updating the debugger windows.

In different labs, sometimes the currents and voltages measured or the control variables need to be verified by viewing the data in the graph window. For this Graph window can be used which in conjunction with a piece of code that runs on the controller can show a snapshot of how the values are being sensed by the controller. The values are logged by the datalogger typically in the slower ISRs. To import the graph into the CCS view select Tools => Graph => DualTime, and click Import and point to the graph1.GraphProp file inside the project folder. Two graphs will appear in CCS. Click Continuous Refresh on these graphs. A second set of graphs can also be added by importing the graph2.GraphProp file.



# CPU Loading

The main control ISR with Lab 3 and Lab 7 takes approximately 54 MIPS at 50-kHz rate when running from CPU1, that is approximately 27% of the CPU when running from 200-MHz F2837x processor. This includes the ADC drivers, abc-dq0 and dq0-abc transformation, transformation, PWM generation, two current control loops, one voltage loop, and the SFRA call.

### 3.1.2.2 Protection Scheme





# Figure 3-2. Software Diagram for Trip Setup

TINV\_updateFaultStaus() function is called periodically in a slow background task to updating Trip Flags and also resetting the latch if needed.

If a trip event has occurred, the PWM needs Trip flags need to be cleared separately. This part is typically handled in the ISR by calling TINV\_clearPWMTrips()



# 3.1.2.3 PWM Switching Scheme

Figure 3-3 is the PWM configuration used, only phase-A PWM modules time base is shown. Others are identical. EPWM11 is used for the SDFM sync on F28377.



Figure 3-3. PWM Configuration

### 3.1.2.4 ADC Loading

To maintain synchronous operation all conversions are triggered as following:

TINV\_Q1\_Q3\_A\_PWM\_BASE; that is, EPWM1 TBCTR\_D\_CMPB  $\rightarrow$  EPWM1\_SOCA (green), triggered every cycle,

TINV\_Q1\_Q3\_A\_PWM\_BASE; that is, EPWM1 TBCTR\_D\_CMPB  $\rightarrow$  EPWM1\_SOCB (), triggered every 10th cycle,

TINV\_Q2\_Q4\_A\_PWM\_BASE; that is, EPWM2 TBCTR\_U\_CMPB  $\rightarrow$  EPWM2\_SOCA, triggered every cycle TINV\_Q2\_Q4\_A\_PWM\_BASE; that is, EPWM2 TBCTR\_D\_CMPB  $\rightarrow$  EPWM2\_SOCB, triggered every cycle TINV\_Q1\_Q3\_A\_PWM\_BASE; that is, EPWM3 TBCTR\_PERIOD  $\rightarrow$  EPWM3\_SOCA, triggered every cycle

#### Table 3-6 shows the mapping with F2837xD on the TIDA-01606 hardware.

#### Table 3-6. ADC Loading Architecture F28379D

	ADC-A	ADC-B	ADC-C	ADC-D
SOC0	IINV-A → ADCIN-14, CMPSS4	$TEMP_A \to ADC\text{-}B0$	$\begin{array}{l} \text{IINV-B} \rightarrow \text{ADC-C4},\\ \text{CMPSS5} \end{array}$	IINV-C $\rightarrow$ ADC-D2, CMPSS8
SOC1	VGRID-A $\rightarrow$ ADC-A2,	$TEMP_B \to ADC\text{-}B1$	$VGRID\text{-}B\toADC\text{-}C2$	$VGRID\text{-}C\toADC\text{-}D0$
SOC2	VINV-A $\rightarrow$ ADC-A4	$TEMP_A \to ADC\text{-}B2$	$VINV\text{-}B \to ADC\text{-}C3$	$VINV\text{-}C \to ADC\text{-}D1$
SOC3	VGRID-A $\rightarrow$ ADC-A2,	$TEMP\_AMB \to ADC\text{-}B3$	$VGRID\text{-}B\toADC\text{-}C2$	$VBUS \to ADC\text{-}D5$
SOC4	VGRID-A $\rightarrow$ ADC-A2,		$VGRID\text{-}B\toADC\text{-}C2$	$VGRID\text{-}C\toADC\text{-}D0$
SOC5	VGRID-A $\rightarrow$ ADC-A2,		$VGRID\text{-}B\toADC\text{-}C2$	$VBUS \to ADC\text{-}D5$
SOC6				$VGRID\text{-}C\toADC\text{-}D0$
SOC7				$VBUS \to ADC\text{-}D5$
SOC8				$VGRID\text{-}C\toADC\text{-}D0$
SOC9				$VBUS \to ADC\text{-}D5$



Table 3-6 shows the mapping with F280039C on the TIDA-01606 hardware.

#### Table 3-7. ADC Loading Architecture F280039C

	ADC-A	ADC-B	ADC-C
SOC0	IINV-B $\rightarrow$ ADCIN-A12, CMPSS2	IINV-C $\rightarrow$ ADCIN-B14, CMPSS3	IINV-A →ADCIN-C0, CMPSS1
SOC1	VGRID-A $\rightarrow$ ADC-A2,	$V\_REF \rightarrow ADC-B8$	$VGRID\text{-}C\toADC\text{-}C1$
SOC2	VINV-A $\rightarrow$ ADC-A5	VGRID-B→ ADC-B0	$VINV\text{-}B \to ADC\text{-}C3$
SOC3	$VINV\text{-}C \to ADC\text{-}A8$	$VGRID\text{-}B\toADC\text{-}B0$	$VBUS \to ADC\text{-}C14$
SOC4	$VMID \rightarrow ADC-A3$	$VGRID\text{-}B\toADC\text{-}B0$	$VGRID\text{-}C\toADC\text{-}C1$
SOC5	VGRID-A $\rightarrow$ ADC-A2,	$VGRID\text{-}B\toADC\text{-}B0$	$VBUS \to ADC\text{-}C14$
SOC6	$VMID \to ADC\text{-}A3,$	$TEMP_A \to ADC\text{-}B3$	$VGRID\text{-}C\toADC\text{-}C1$
SOC7	VGRID-A $\rightarrow$ ADC-A2	$TEMP_B \rightarrow ADC-B2$	VBUS $\rightarrow$ ADC-C14
SOC8	$VMID \to ADC\text{-}A3,$	$TEMP\_C \to ADC\text{-}B12$	$VGRID\text{-}C\toADC\text{-}C1$
SOC9	$VGRID\text{-}A \to ADC\text{-}A2$	$TEMP\_AMB \to ADC\text{-}B4$	$VBUS \to ADC\text{-}C14$
SOC10	$VMID \rightarrow ADC-A3$		

#### Note

The ADC current reading is not used for the closed loop operation due to layout noise, instead SDFM bases sensing is employed to close the loop. Hence the grid current is used to close the current loop and the diagrams shall be interpreted accordingly for this change.

# 3.2 Testing and Results

All the labs in this section can be run with both control cards. However, when using the TMS320F280039C control card, consider the following notes:

- The GUI interface cannot be used. To change the parameters and the operating lab, parameters in the user\_settings.h file must be changed directly.
- SFRA cannot be used.
- Space Vector modulation together with control of the middle point of the DC link capacitors can be used. Notice that the neutral of the grid must be disconnected from the grid. By changing the following user settings parameters, the two new control techniques can be operated:
  - #define TINV\_THIRD\_HARMONIC\_INJECTION\_STATUS TINV\_THIRD\_HARMONIC\_INJECTION\_ENABLE
  - #define TINV\_MIDDLE\_POINT\_CONTROL\_STATUS TINV\_MIDDLE\_POINT\_CONTROL\_ENABLE

### 3.2.1 Lab 1

This lab is meant to be run on the control card and the docking station.

Set the project to Lab 1 by changing the Lab Number in the <settings.h> file, (this will be changed by powerSUITE GUI when using powerSUITE project)

#define TINV\_LAB 1

All the other options can be left at default for now in the user\_settings.h file

```
#if TINV_LAB == 1
#define TINV_TEST_SETUP TINV_TEST_SETUP_RES_LOAD
#define TINV_PROTECTION TINV_PROTECTION_DISABLED
#define TINV_SFRA_TYPE TINV_SFRA_CURRENT
#define TINV_SFRA_AMPLITUDE (float32_t)TINV_SFRA_INJECTION_AMPLITUDE_LEVEL2
#define TINV_POWERFLOW_MODE TINV_INVERTER_MODE
#define TINV_DC_CHECK 0
#define TINV_SPLL_TYPE TINV_SPLL_SRF
#endif
```



Figure 3-4 shows the SW diagram when the code is running.



Figure 3-4. Lab 1 Software Diagram

### 3.2.2 Testing Inverter Operation

Labs 2, 3, and 4 elaborate the steps for running the power stage in the inverter mode. Lab 2 is the inverter mode of operation in open loop, Lab 3 is the inverter mode of operation with closed current loop. Lab 4 is the grid connected inverter mode of operation and this is checked only under HIL platform and not on the hardware. The high voltage (800 VDC) is applied across terminals J1 and J2. 15-V auxiliary power supply is connected to terminal J33. Three phase star connected resistive load is connected across terminals J3, J4, and J31. J32 is the neutral terminal which is left unconnected to the load.

A check for DC bus overvoltage is added to all *Inverter Labs*, Lab 1 through Lab 5, using a filtered value of the DC bus voltage. The *TINV\_filterAndCheckForBusOverVoltage()* function runs from ISR1 and checks for DC bus overvoltage condition. Under OV condition this function shuts off all PWM outputs and registers the system operating state as "bus overvoltage state". Filtered DC bus voltage is calculated from instantaneous sensed DC bus voltage using the averaging function EMAVG. This is all calculated inside ISR1.

The feed-forward and decoupling function is implemented inside ISR1 and added for all Inverter Labs that use a current loop. Therefore, for the inverter mode, this is done (feed-forward and decoupling) in Lab 3 and Lab 4. For



this feed-forward and decoupling function filtered DC bus voltage is compared against a user-defined minimum bus voltage to calculate a clamped filtered DC bus voltage. This is also done inside ISR1. This clamped filtered DC bus voltage and the current controller output are finally used to implement the feed-forward and decoupling function.

For SDFM-based current sensing, overcurrent protection (OCP) is also added for all Inverter Labs.



# 3.2.2.1 Lab 2

In this lab the power stage is run in an open loop on the HW or HIL platform. Figure 3-5 shows lab setup of the actual hardware.



Figure 3-5. Inverter Mode With Resistive Load lab Setup

Figure 3-6 shows the SW diagram.



ISR2 not shown, same as Lab 1, see Lab 1 software diagram

# Figure 3-6. Lab 2 Software Diagram

Refer to the hardware test set up section for actual details of the equipment used for configuring the test. Set the project to Lab 2 by changing the Lab Number in the <settings.h> file, (this will be changed by powerSUITE GUI when using powerSUITE project).



In the user-settings.h file some additional options are available, but the following are used for the tests documented in this user guide.

```
//
// Option to use SDFM based grid sensing for the current loop
// with this option the inv current from LEM is overwritten by the grid current from SDFM
// On Revision 5 of the hardware the only option supported is the SDFM sensing
//
#define TINV_SDFM 1
#define TINV_ADC 2
#define TINV_CURRENT_LOOP_SENSE_OPTION TINV_SDFM
....
#if TINV_LAB == 2
#define TINV_TEST_SETUP TINV_TEST_SETUP_RES_LOAD
#define TINV_PROTECTION TINV_PROTECTION_ENABLED
#define TINV_SFRA_TYPE TINV_SFRA_CURRENT
#define TINV_SFRA_AMPLITUDE (float32_t)TINV_SFRA_INJECTION_AMPLITUDE_LEVEL2
#define TINV_DC_CHECK 0
#define TINV_SPLL_TYPE TINV_SPLL_SRF
#endif
```

Lab 2:

In this check, the SW is run on the hardware, or the HIL platform, or both.

Build and load the code, use the lab2.js file to populate the watch variables in the CCS window.

- Turn on the relay by writing a 1 to TINV\_allRelaySet. The auxiliary power supply should draw close to 530 mA.
- Set up an appropriate resistive load around 1 k $\Omega$  for the star connected load to start with, although the inverter mode can started at no load as well.
- Slowly ramp the DC bus voltage 'Vbus' to 800 V.
- Set the TINV\_clearPWMTrip = 1, to clear the PWM trip signal. Now the switching action begins and sinusoidal voltages start appearing at the output. At this point the auxiliary power supply should draw close to 570 mA.
- TINV\_vdInvRef\_pu (default value is 0.835) is the modulation index that can be used to vary the AC output of the inverter in open-loop fashion.
- Verify the sensed voltage and current measurement data in the graph window before proceeding to close the current loop in Lab 3. Figure 3-7 is the graph window for sensed grid side current by using SDFM module of C2000. The scale is shown in per unit (pu).

```
#ifndef __TMS320C28XX_CLA__
TINV_dVal1 = TINV_iGrid_A_sensed_pu;
TINV_dVal2 = TINV_iGrid_B_sensed_pu;
TINV_dVal3 = TINV_iGrid_C_sensed_pu;
TINV_dVal4 = TINV_rgen.out;
DLOG_4CH_run(&TINV_dLog1);
#endif
```



Figure 3-7. Sensed Grid Currents



Figure 3-8 shows the three grid voltages monitored from the CCS graph window. The scale is shown in per unit (pu).



Figure 3-8. Sensed Grid Voltage

Figure 3-9 shows the captured voltage and current waveform of inverter operating in open loop at 230 VAC and 1.7 kW. Scope signals: Channel 1 - DC link voltage (light green), Channel 2 - AC voltage (blue), Channel 3 - AC current (dark green).



Figure 3-9. Open Loop Inverter Voltage and Current Waveform

### 3.2.2.2 Lab 3

In this lab the power stage is run in an closed loop on the real HW or HIL platform. Figure 3-10 shows the SW diagram.



ISR2 not shown, same as Lab 1, see Lab 1 software diagram

Figure 3-10. Lab 3 Software Diagram

Set the project to Lab 3 by changing the Lab Number in the <settings.h> file, (this will be changed by powerSUITE GUI when using powerSUITE project).

In the user settings.h file some additional options are available, but the following are used for the tests documented in this user guide.

```
#if TINV_LAB == 3
#define TINV_TEST_SETUP TINV_TEST_SETUP_RES_LOAD
#define TINV_PROTECTION TINV_PROTECTION_ENABLED
#define TINV_SFRA_TYPE TINV_SFRA_CURRENT
#define TINV_SFRA_AMPLITUDE (float32_t)TINV_SFRA_INJECTION_AMPLITUDE_LEVEL2
#define TINV_POWERFLOW_MODE TINV_INVERTER_MODE
#define TINV_DC_CHECK 0
#define TINV_SPLL_TYPE TINV_SPLL_DDSRF
#endif
```

#### Lab 3:

In this check, the SW is run on the hardware, or the HIL platform, or both.

Refer to the hardware test set up section for actual details of the equipment used for configuring the test. At this time, do not supply any HV power to the board.

- First launch the main.cfg and select lab3 in the project options. The compensator style (PI compensator) and the tuning loop (current loop) will be automatically populated. Now click run compensation designer icon and compensation designer tool will launch, with the model of the current loop plant with parameters specified on the powerSUITE page.
- The current compensator coefficients used for running the control loop are shown in the following code. The user can modify these coefficients to meet the necessary loop bandwidth and phase margin. The ideal coefficients with resistive load are slightly different than the one used for grid connection because the grid impedance is very low. The compensator design transfer function and response will be as shown in Figure 3-11.

```
#define TINV_GI_PI_KP ((float32_t)0.3))
#define TINV_GI_PI_KI ((float32_t)0.0120860479))
```



- Once satisfied with the proportional and integral gain values, click on Save COMP. This will save the compensator values into the project. Close the Compensation Designer, and return to the powerSUITE page
- Build and load the code, use the lab3.js file to populate the watch variables in the CCS window.
- Turn on the relay by writing a 1 to TINV\_allRelaySet. The auxiliary power supply should draw close to 530 mA
- Set up an appropriate resistive load around 200 Ω to start with although the inverter mode can started at no load as well.
- Slowly ramp the DC bus voltage 'Vbus' to 800 V.
- Set the TINV\_clearPWMTrip = 1, to clear the PWM trip signal. Now the switching action begins and sinusoidal voltages start appearing at the output. At this point the auxiliary power supply should draw close to 570 mA.
- As soon as TINV\_clearPWMTrip is set, the *TINV\_closeGiLoop* variable is enabled and closed current loop action begins.
- TINV\_idRef\_pu is the current command reference and by default it is populated to a value of 0.005 pu at start-up. Slowly vary this to increase the output AC voltage and observe measured current tracks the commanded value.
- Verify TINV\_idRef\_pu and TINV\_iInv\_dq0\_pos.d data in the watch window at low before proceeding to close the current loop in Lab 3.
- Slowly increase id\_ref to 0.36 pu at 800-V input voltage to improve output power to 3.7 kW, approximately 1.25 kW per phase. Figure 3-11 shows the power analyzer and scope waveform.



 Figure 3-11 shows the captured voltage and current waveform of inverter operating in closed current loop at 3.7 kW. Scope signals: Channel 1 - DC link voltage (blue), Channel 2 - AC voltage (light green), Channel 3 -AC current (dark green)



Figure 3-11. Inverter Closed-Loop Operation

- SFRA is integrated in the software of this lab to verify the designed compensator provides enough gain and phase margin by measuring on hardware. To run the SFRA keep the project running, and from the cfg page, click on the SFRA icon. SFRA GUI will pop up.
- Select the options for the device on the SFRA GUI. For example, for F28377D select floating point. Click on *Setup Connection*. On the pop-up window uncheck the boot on connect option, and select an appropriate COM port. Click *OK*. Return to the SFRA GUI, and click *Connect*.
- The SFRA GUI will connect to the device. A SFRA sweep can now be started by clicking Start Sweep. The
  complete SFRA sweep will take a few minutes to finish. Activity can be monitored by seeing the progress bar
  on the SFRA GUI and also checking the flashing of blue LED on the back on the control card that indicates
  UART activity. Once complete, a graph with the open loop plot will appear, as in Figure 3-12. This verifies that
  the designed compensator is indeed stable. The SFRA for plant and open loop with the above coefficients is
  shown in Figure 3-12 and Figure 3-13, respectively. This action verifies the current compensator design. To
  bring the system to a safe stop, bring the input DC voltage down to zero.
- The above set of compensation designer coefficients are robust and stable. In case the tracking performance of current against the commanded reference and appears to oscillate, the user can use the following set of coefficients. To change the coefficients, compensation designer tool will have to be relaunched from the power suite page.

```
#define TINV_GI_PI_KP ((float32_t)0.144))
#define TINV_GI_PI_KI ((float32_t)0.112))
```

• Once satisfied with the proportional and integral gain values, click on *Save COMP*. This will save the compensator values into the project.



 The SFRA response of plant and open loop for the inverter in current mode with the new set of coefficients are shown in Figure 3-12 and Figure 3-13, respectively.



Figure 3-12. Inverter SFRA Plant Response for Current Loop



Figure 3-13. Inverter SFRA Loop Response for Current Loop



# 3.2.2.3 Lab 4

In this lab the power stage is run in a closed loop with grid connection on HIL platform. Figure 3-14 shows the SW diagram.



### Figure 3-14. Lab 4 Software Diagram

```
This lab is only verified under HIL setup
```

```
Note
```

Set the project to Lab 4 by changing the Lab Number in the <settings.h> file, (this will be changed by powerSUITE GUI when using powerSUITE project).

In the user settings.h file some additional options are available, but the following are used for the tests documented in this user guide.

```
#if TINV_LAB == 4
#define TINV_TEST_SETUP TINV_TEST_SETUP_GRID_CONNECTED
#define TINV_PROTECTION TINV_PROTECTION_ENABLED
#define TINV_SFRA_TYPE TINV_SFRA_CURRENT
#define TINV_SFRA_AMPLITUDE (float32_t)TINV_SFRA_INJECTION_AMPLITUDE_LEVEL2
#define TINV_POWERFLOW_MODE TINV_INVERTER_MODE
#define TINV_DC_CHECK 0
```



```
Hardware, Software, Testing Requirements, and Test Results
```

```
#define TINV_SPLL_TYPE TINV_SPLL_SRF
#endif
```

# Lab 4

In this check, the SW is run on the HIL platform.

Build and load the code, use the lab4.js file to populate the watch variables in the CCS window.

- Slowly ramp the DC bus voltage 'Vbus' to 800 V
- Enter "1" on TINV\_startPowerStage variable and ramp the AC voltage of the grid to 230Vrms, L-N; that is, 400 VL-L
- Set up an appropriate grid connection and turn on the relay by writing a 1 to TINV\_allRelaySet as soon as
  voltage reaches 230 V<sub>RMS</sub> as the inrush current limit resistors might get heated and burn out. The current
  should now be fed into the grid.
- Slowly increase this TINV\_idRef\_pu variable to be 0.6 pu, at this point the per phase power will be approximately 1.9 kW

Measure the current loop bandwidth using SFRA. Figure 3-15 and Figure 3-16 show plant response and loop response of inverter operating in current mode measured on the HIL platform.



Figure 3-15. Inverter SFRA Plant Response Measured on HIL



Figure 3-16. Inverter SFRA Loop Response Measured on HIL

### 3.2.3 Testing PFC Operation

Labs 5, 6, and 7 elaborate the steps for running the power stage in the PFC mode. Lab 5 is the PFC mode of operation in open loop, Lab 6 is the PFC mode of operation with closed current loop. Lab 7 is the PFC mode of operation in closed voltage and current loop and this will be checked both on the HIL platform and actual hardware.

A check for DC bus overvoltage is added to all *PFC Labs*, Lab 5 through Lab 7, using a filtered value of the DC bus voltage. The *TINV\_filterAndCheckForBusOverVoltage()* function runs from ISR1 and checks for DC bus overvoltage condition. Under OV condition this function shuts off all PWM outputs and registers the system operating state as "bus over-voltage state". Filtered DC bus voltage is calculated from instantaneous sensed DC bus voltage using the averaging function EMAVG. This is all calculated inside ISR1.

The feed-forward and decoupling function is implemented inside ISR1 and added for all *PFC Labs* that use a current loop. Therefore, for the PFC mode, this is done in Lab 6 and Lab 7. For this feed-forward and decoupling function filtered DC bus voltage is compared against a user-defined minimum bus voltage to calculate a clamped filtered DC bus voltage. This is also done inside ISR1. This clamped filtered DC bus voltage and the current controller output are finally used to implement the feed-forward and decoupling function.

For SDFM-based current sensing, overcurrent protection (OCP) is also added for all PFC labs.

Figure 3-17 shows the hardware setup, the DC terminals J1 and J2 are connected to a resistive load. A 15-V auxiliary power supply is connected to terminal J33. Three phase AC source is connected across terminals J3, J4, and J31 (A, B, and C). J32 is the neutral terminal which is left unconnected to the source. See the hardware test set up section for actual details of the equipment used for configuring the test.





Figure 3-17. PFC Mode Test Setup

### 3.2.3.1 Lab 5

This is the first PFC lab. In this lab sensing is checked and no switching action occurs until clearPWMTrip is set to 1.

The hardware setup for the PFC mode is explained in Figure 3-17. TI recommends starting the PFC at low voltage like 30  $V_{RMS}$  and connecting a 2-k $\Omega$  resistor.

Set the project to Lab 5 by changing the Lab Number in the <settings.h> file, (this will be changed by powerSUITE GUI when using powerSUITE project).

Under this condition, the converter operates as a rectifier and rectified current can be observed being drawn without any power factor correction. SPLL locking can also be safely verified in this build.





Figure 3-18. Lab 5 Software Diagram

Hence, the following variables are put on the datalogger:

```
TINV_dVal1 = TINV_vGrid_A_sensed_pu;
TINV_dVal2 = TINV_angleSPLL_radians / (float32_t)(2.0f * TINV_PI);
TINV_dVal3 = TINV_vGrid_A_sensed_pu;
TINV_dVal4 = TINV_iInv_A_sensed_pu;
DLOG_4CH_run(&TINV_dLog1);
```

Make sure the Grid frequency is specified correctly, the grid frequency can be changed through the sysconfig page for powerSUITE based projects. If not powerSUITE based project one can modify the tinv\_settings.h file.

```
#define TINV_AC_FREQ_HZ ((float32_t)50)
```

Build and load the code, use the lab5.js file to populate the watch variables in the CCS window.

PLL lock can be checked by plotting the buffers, use the graph1.graphprop to see the buffer through Tools $\rightarrow$  Graph  $\rightarrow$  Dual Time.

Cosine transforms are used hence the angle will be 0 when the Vgrid as its peak.

First close the relay by writing a 1 to TINV\_allRelaySet



Initially, the test may be run with only 30  $V_{RMS}$  for safety, hence safely ramp the AC supply to 30  $V_{RMS}$  and observe the graph in the CCS debug window to confirm the PLL is locking. Figure 3-19 shows low voltage phase locked loop check from watch window.



Figure 3-19. PLL - Grid Voltage Synchronization

If the PLL is not locking one may also issue a tinv\_reset\_PLL command by setting it to 1, this will initiate a task to zero out an integrated error in the module and zero all the memory elements.

Similarly, the current flowing from the grid across all phases can be checked, using the graph watch window of CCS. Figure 3-20 shows the Sensed grid currents from graph windowCheck for three phase grid currents observed from the watch window.



Figure 3-20. Sensed Grid Currents - PFC Mode

To verify boost action in Lab 5, follow the steps according to the sequence provided:

- Turn on the auxiliary power supply and set it to 15 V and then debug and run the code.
- Connect suitable load to the terminals J1 and J2. Make sure to use a high load resistance (around 2 kΩ) which otherwise can lead to high inrush currents triggering the overcurrent flag.
- Apply 30 V<sub>RMS</sub> AC voltage to the three phase terminals
- Immediately turn on the relay by writing a 1 to TINV\_allRelaySet. Voltage should now start to appear across the DC terminals.
- Clear the PWM trip by setting TINV\_clearPwmTrip to 1 to see a slight boost in DC voltage.



Before PFC action begins, a rectified current will be drawn due to the load on the Vbus. As soon as clearPWMTrip is set to 1, a slight boost in DC voltage is seen. Note the input current has a double bump without the neutral connected to the source at light load.

#### Note

There can be a situation in the labs for PFC (Lab 5, Lab 6, and Lab 7) where the converter operates as a rectifier and rectified current is seen being drawn without any power factor correction. But as soon as TINV\_clearPwmTrip is set to 1, there is no switching action – the Gate Signals remain off.

This is because there is an overcurrent or DSAT flag (InvA\_overcurrent, InvB\_overcurrent,DSATA, DSATB) which is set in one of the three phases and this happens under three circumstances:

- 1. On closing the relays, there is an inrush current which creates an overcurrent trip in one of the three phases.
- 2. When TINV\_clearPwmTrip to 1, the switching action causes one of the flags to be set.
- 3. Setting TINV\_StartpowerStage to 1 for closing the current and voltage loop.

The EPWM TZFLG is set to 0X000C and under this condition no switching occurs. So make sure the load resistance is increased so that the inrush currents will not cause a trip condition and the EPWM TZFLG changes from 0x0004 to 0x0000 and switching occurs.

Once the FLG is set to 0x000C, even if we do a TINV\_reset\_fault\_status to reset the faults, though the faults may be cleared PWM action will not be observed.

The goal is, as soon as the auxiliary power supply is started and the code debugged, all the faults – namely InvA\_overcurrent, InvB\_overcurrent, DSATA, DSATB; and so forth – should be set to zero so that the controller does not go into a trip state.

# 3.2.3.2 Lab 6

In this build level the current loop for the PFC is checked. Lab 6 is primarily meant for tuning the current loop and optimizing its performance. It is always safe to start Lab 6 at low voltage and low power as starting at higher power without a supervisory voltage loop can boost the voltage due to overcurrent events and can blow away the switches. Hence, it is very important to carefully set the TINV\_idRef\_pu variable so as to avoid overcurrent trips and high voltages at the DC terminals. Also the TINV\_idRef\_pu is defined with a negative sign for PFC mode of operation and with a positive sign for inverter mode of operation.

Figure 3-21 describes the software flow for running Lab 6.





Figure 3-21. Lab 6 Software Diagram

Set the project to Lab 6 by changing the Lab Number in the <settings.h> file, (this is changed by powerSUITE GUI when using powerSUITE project)

In the user settings.h file some additional options are available, but the following are used for the tests documented in this user guide.

```
#if TINV_LAB == 6
#define TINV_TEST_SETUP TINV_TEST_SETUP_RES_LOAD
#define TINV_PROTECTION TINV_PROTECTION_ENABLED
#define TINV_SFRA_TYPE TINV_SFRA_CURRENT
#define TINV_SFRA_AMPLITUDE (float32_t)TINV_SFRA_INJECTION_AMPLITUDE_LEVEL2
#define TINV_POWERFLOW_MODE TINV_RECTIFIERER_MODE
#define TINV_DC_CHECK 0
#define TINV_SPLL_TYPE TINV_SPLL_SRF
#endif
```

In this check the SW is run on the hardware, or the HIL platform, or both.

Refer to the hardware test set up section for actual details of the equipment used for configuring the test. Do not supply any HV power yet to the board.

• First launch the main.cfg and select Lab 6 in the project options. The compensator style (PI compensator) and the tuning loop (current loop) is automatically populated. Now click run compensation designer icon and



compensation designer tool launches, with the model of the current loop plant with parameters specified on the powerSUITE page.

• The current compensator coefficients used for running the control loop are shown in the following code. The user can modify these coefficients to meet the necessary loop bandwidth and phase margin. The ideal coefficients with resistive load are slightly different than the one used for grid connection because the grid impedance is very low. The compensator design transfer function and response are shown in Figure 3-22.

```
#define TINV_GI_PI_KP ((float32_t)0.3))
#define TINV_GI_PI_KI ((float32_t)0.0120860479))
```



Stable Loop Folg\_cf 0.65265 kHz Gain Margin 3.71 dB Phase Margin 36.77 Degrees 👋 Texas Instruments

### Figure 3-22. Compensator Design GUI - Current Loop PI Coefficients

- Once satisfied with the proportional and integral gain values, click on Save COMP. This saves the compensator values into the project. Close the Compensation Designer, and return to the powerSUITE page.
- Turn on the auxiliary power supply and set it to 15 V. Build and load the code, use the lab6.js file to populate the watch variables in the CCS window.
- Set the load resistance to a high value 3.18 kΩ.
- Set the AC input voltage to 30 V<sub>RMS</sub> with appropriate current limit.
- After turning on the AC power supply, immediately turn on the relay by writing a 1 to TINV\_allRelaySet. Make sure that the relay is turned on immediately (within 3-4 seconds) after turning on the ac supply.
- Set TINV\_idRef\_pu to -0.013 pu
- To start the PFC mode, enter "1" on TINV\_startPowerStage variable, the current should now be drawn from the grid as a sinusoidal signal (with some harmonics as it is at low power) and boost action seen on the vBus. The output voltage boosts from 75 V to around 180 V as shown in Figure 3-23.
- The current becomes sinusoidal as the load is increased. This verifies start up of PFC at 30 V<sub>RMS</sub>.
- The Figure 3-23 shows PFC closed current loop start up at 30 V<sub>RMS</sub>. Scope signals: Channel 1 AC voltage (blue), Channel 2- DC voltage (light green), Channel 3 AC current (dark green).





Figure 3-23. PFC Current Loop Start-up at 30 V<sub>RMS</sub>

Now repeat the previous steps to verify start up at 220 V<sub>RMS</sub>.

At 220  $V_{RMS}$ , with the TINV\_idRef\_pu set to -0.013 pu, the bus voltage jumps from 550 V to 640 V at 155 W power as Figure 3-24 shows.

Figure 3-24 shows PFC closed current loop start up at 220 V<sub>RMS</sub>. Scope signals: Channel 1 - AC voltage (blue), Channel 2 - DC voltage (light green), Channel 3 - AC current (dark green)



### Figure 3-24. PFC Current Loop Start-up at 220 V<sub>RMS</sub>

• As Figure 3-24 shows, running this lab at higher input voltage without a supervisory voltage loop results in big overvoltage across the DC terminals. Hence it is always advisable to start this lab at low voltage and low power as previously described for safety reasons and then slowly ramp to the desired voltage for closed



current loop tuning. Starting at 230-V<sub>RMS</sub> AC input voltage and boosting DC voltage to 800 V directly is shown in Lab 7.

- In case any overcurrent trip is observed which causes the PWMs to switch off, please refer the notes in Lab 5 to debug this condition.
- A soft start scheme is implemented at the start-up to make sure overcurrents are reduced at start-up. For this the duty is restricted to the PWM module by adjusting the dead band set Figure 3-25 shows the PWM configuration for this setup where the dead band is set to large value and slowly reduced to the nominal value to limit the current spikes.





Figure 3-26 shows the effect of the start-up scheme without dead band implemented at start-up. Without soft start, a huge current spike appears which causes over current trip and the DC bus voltage also collapses.
 Figure 3-26 shows overcurrent without soft-start implementation. Channel 1 - AC voltage (blue), Channel 2 - AC current (light green), Channel 3 - DC voltage (dark green)



Figure 3-26. Without Soft Start



Figure 3-27 shows reduced current spike with soft-start implementation. Channel 1 - AC voltage (blue), Channel 2 - AC current (light green), Channel 3 - DC voltage (dark green).



Figure 3-27. Soft Start With Adaptive Dead Band

- SFRA is integrated in the software of this lab to verify the designed compensator provides enough gain and phase margin by measuring on hardware. To run the SFRA keep the project running, and from the cfg page, click on the SFRA icon. SFRA GUI pops up.
- Select the options for the device on the SFRA GUI. For example, for F28377D select floating point. Click on *Setup Connection*. On the pop-up window uncheck the boot on connect option, and select an appropriate COM port. Click *OK*. Return to the SFRA GUI, and click *Connect*.
- The SFRA GUI connects to the device. A SFRA sweep can now be started by clicking Start Sweep. The
  complete SFRA sweep takes a few minutes to finish. Activity can be monitored by seeing the progress bar
  on the SFRA GUI and also checking the flashing of blue LED on the back on the control card that indicates
  UART activity. Once complete, a graph with the open loop plot appears, as in Figure 3-28 and Figure 3-29
  which corresponds to plant and loop response measured by SFRA GUI respectively. This verifies that the
  designed compensator is indeed stable







### Figure 3-29. PFC SFRA Loop Response for Current Loop

- The frequency response data is also saved in the project folder under an SFRA data folder and is time stamped with the time of the SFRA run.
- This completes verification of Lab 6.


# 3.2.3.3 Lab 7

In this build level the voltage and current loop for the PFC is checked. Here the variable TINV\_vBusRef\_pu is defined to set the voltage at which the output DC bus voltage is to be regulated.

Figure 3-30 describes the software flow for running Lab 7.



Figure 3-30. Lab 7 Software Diagram

Set the project to Lab 7 by changing the Lab Number in the <settings.h> file, (this is changed by powerSUITE GUI when using powerSUITE project).

In the user settings.h file some additional options are available, but the following code is used for the tests documented in this user guide.

```
#if TINV_LAB == 7
#define TINV_TEST_SETUP TINV_TEST_SETUP_RES_LOAD
#define TINV_PROTECTION TINV_PROTECTION_ENABLED
#define TINV_SFRA_TYPE TINV_SFRA_CURRENT
#define TINV_SFRA_AMPLITUDE (float32_t)TINV_SFRA_INJECTION_AMPLITUDE_LEVEL2
#define TINV_POWERFLOW_MODE TINV_RECTIFIERER_MODE
#define TINV_DC_CHECK 0
#define TINV_SPLL_TYPE TINV_SPLL_SRF
#endif
```

In this check the SW is run on the hardware, or the HIL platform, or both.

Refer to the hardware test set up section for actual details of the equipment used for configuring the test. At this time, do not supply any HV power to the board.

- First launch the main.cfg and select Lab 7 in the project options. The compensator style (PI compensator) and the tuning loop (current loop) is automatically populated. Now click run compensation designer icon and compensation designer tool launches, with the model of the current loop plant with parameters specified on the powerSUITE page.
- Figure 3-31 shows the current compensator coefficients used for running the control loop. The user can modify these coefficients to meet the necessary loop bandwidth and phase margin. The ideal coefficients with resistive load are slightly different than the one used for grid connection because the grid impedance is very low. The compensator design transfer function and response is as shown in Figure 3-31.

# #define TINV\_GI\_PI\_KP ((float32\_t)1.8540138247)) #define TINV\_GI\_PI\_KI ((float32\_t)0.0081723506))



Stable Loop Folg\_cf 0.021377 kHz Gain Margin NA dB Phase Margin 53.30 Degrees

# Figure 3-31. Compensator Design GUI - Voltage Loop PI Coefficients

- Once satisfied with the proportional and integral gain values, click on Save COMP. This saves the compensator values into the project. Close the Compensation Designer, and return to the powerSUITE page.
- Turn on the auxiliary power supply and set it to 15 V. Build and load the code, use the lab7.js file to populate the watch variables in the CCS window.
- Set the load resistance to a high value 3.18 kΩ.
- Set the AC input voltage to 230 V<sub>RMS</sub> with appropriate current limit.
- After turning on the ac power supply, immediately turn on the relay by writing a 1 to TINV\_allRelaySet. Make sure that the relay is turned on immediately (within 3-4 seconds) after turning on the AC supply.
- Now set TINV\_vBusRef\_pu to 0.684 pu. This corresponds to bus voltage of 800 V
- To start the PFC mode, enter "1" on TINV\_startPowerStage variable, the current should now be drawn from the grid as a sinusoidal signal (with some harmonics as it is at low power) and boost action seen on the vBus. The output voltage boosts from 550 V to around 800 V drawing around 250 W power from AC supply as shown in Figure 3-32. This transition happens in around 150 ms.



- The current becomes sinusoidal as the load is increased. This verifies start up of PFC at 230 V<sub>RMS</sub> and is shown in Figure 3-32.
- In case any overcurrent trip is observed which causes the PWMs to switch off, please refer the notes in Lab 5 to debug this condition.
- The converter efficiency results and transient tests are shown in the Test Results section.
- SFRA is integrated in the software of this lab to verify the designed compensator provides enough gain and phase margin by measuring on hardware. To run the SFRA keep the project running, and from the cfg page, click on the SFRA icon. SFRA GUI pops up.
- Select the options for the device on the SFRA GUI. For example, for F28377D select floating point. Click on *Setup Connection*. On the pop-up window uncheck the boot on connect option, and select an appropriate COM port. Click *OK*. Return to the SFRA GUI, and click *Connect*.
- The SFRA GUI connects to the device. A SFRA sweep can now be started by clicking *Start Sweep*. The
  complete SFRA sweep takes a few minutes to finish. Activity can be monitored by seeing the progress bar
  on the SFRA GUI and also checking the flashing of blue LED on the back on the control card that indicates
  UART activity. Once complete, a graph with the open loop plot appears, as in Figure 3-32. Figure 3-32 shows
  measured plant response by SFRA GUI and Figure 3-33 shows measured loop response by SFRA GUI. This
  verifies that the designed compensator is indeed stable.



Figure 3-32. PFC SFRA Plant Response for Voltage Loop



Figure 3-33. PFC SFRA Loop Response for Voltage Loop

- The frequency response data is also saved in the project folder under an SFRA data folder and is time stamped with the time of the SFRA run. Also, note the measured gain and phase margin are close to the modelled values as shown in the voltage loop compensator design as previously elaborated.
- This action verifies the voltage loop compensator design. To bring the system to a safe stop, bring the input AC voltage down to zero.



# 3.2.4 Test Setup for Efficiency

To test the efficiency of this reference design, use the following equipment as shown in Figure 3-34:



Figure 3-34. Test Setup for Efficiency

- A Chroma 617xx series three phase AC power supply to test PFC mode and an AMETEK, Agilent DC power supply of 800 V to support inverter mode (TIDA-01606) of operation.
- A 110-kW Simplex PowerStart (or any three-phase resistive) load bank is used as a configurable load to test the design at various set points.
- A Tektronix PA4000 Precision Power Analyzer
- An external BK precision bench power supply is used to provide a 15-V input to power the DUT.

The final design dimensions are outlined in Table 3-11 and show a total volume of 7 L. With a power rating of 10 kW, this results in a power density of 1.44 kW/L.

#### 3.2.5 Test Results

The following sections cover the results for the inverter mode and PFC mode of operation.

#### 3.2.5.1 PFC Mode - 230 V<sub>RMS</sub>, 400 V L-L

Section 3.2.5.1.1 shows the results when the converter is operated in the PFC mode. The applied AC input voltage is around 230  $V_{RMS}$  and the resistive load of 3.18 k $\Omega$  is connected across DC terminals.

#### 3.2.5.1.1 PFC Start-up - 230 V<sub>RMS</sub>, 400 L-L AC Voltage

The start-up sequence of the power stage is shown in Figure 3-35 with input three phase 400- VL-L and output bus regulated at 800 V and a 245-W load. The boost action from 550 V to 800 V happens in around 140 ms. Figure 3-35 shows the start-up performance of PFC. **Scope signals:** Channel 1 - AC voltage (blue), Channel 2 - DC link voltage (light green), Channel 3 - AC current (dark green).





Figure 3-35. PFC 230 V<sub>RMS</sub> Start-up

Care has been taken in the tuning of voltage loop to make sure that there is no overvoltage (above 800 V) during the ramp up of DC link voltage from 550 V to 800 V at start-up. The bumps in the DC link voltage during this period is because the current implementation of d-q based control in software is not fully optimized for this. Also, starting the PFC at high load can lead to overcurrent events which in turn can trip the PWMs. Hence it is advisable to start the PFC in the above mentioned test condition or lower output power. Refer to Lab 5 on possible causes for PWM trip and possible precautions the user needs to take to avoid this condition.

#### 3.2.5.1.2 Steady State Results at 230 $V_{\text{RMS}},$ 400 V L-L - PFC Mode

The following images show the results obtained from the power analyzer as the load is slowly increased to 4.7 kW. Figure 3-36 shows the steady state performance of PFC at 4.7-kW output power. **Scope signals**: Channel 1 - AC voltage (blue), Channel 2 - DC link voltage (light green), Channel 3 - AC current (dark green).



Figure 3-36. PFC Waveforms at Steady State - 4.7 kW

Figure 3-37 shows power key efficiency and THD figures captured at 4.7 kW.

GROUP A Ch1		GROUP B Ch2		GROUP C Ch3		GROUP D Ch4	
Vrms 229.85	vv	rms 230.08	v vi	<b>ns</b> 229.91	V Wa	tt 4.7131	kii 📥
Arms 7.0132		ms 7.1923	aar	s 6.8782	AVd	801.35	v
matt 1.6100	kU U	latt 1.6523	ku 🗰	tt 1.5783	kWAdd	5.8815	
Freq 50.001	HZR	reg 50.002	Hz Fr	eq 50.001	Hz		
PF 0.9987	P	F 0.9985	; <b>p</b>	0.9981			
Adc 8.3341	mAA	dc -8.232	0	856.67	uA		
Vthd 0.7999	×v	the 0.8051	×VI	nd 0.8117	×		_
Athd 1.9842	×A	thd 3.9576	i x 🗛	hd 3.7546	×		
Atm 7.0063	A 4	m 7.1878	6 A A1	6.8666	•		
A2m 19.645	mAA	2m 37.302	<b></b>	31.809	-		
A3m 103.59	mAA	3 214.27	-	116.66	-		12,00
A4m 26.070	mAA	4 47.688	<b>mA A</b> 4	42.283	mA		00/00

Figure 3-37. PFC Results at Steady State - 4.7 kW

#### 3.2.5.1.3 Efficiency and THD Results at 220 $V_{\text{RMS}},$ 50 Hz – PFC Mode

This section covers the efficiency and THD results for the converter operating in PFC mode at 220  $V_{RMS}$ . Table 3-8 summarizes the results obtained from power analyzer results when the load is varied from 200 W to 5 kW and DC bus voltage is kept constant at 800 V.

lable	Table 3-8. Detailed Test Results with 220 VAC IN, 800-V DC OOT, and varying Power Levels								
PHASE - A VOLTAGE	PHASE - B VOLTAGE	PHASE - C CURRENT	PHASE - A CURRENT (A)	PHASE - B CURRENT	PHASE - C CURRENT	OUTPUT DC CURRENT (A)	OUTPUT POWER (W)		
220.3	219.94	220.15	0.398	0.573	0.405	0.25	200		
220.1	219.98	220.04	0.974	1.124	0.97	0.753	600		
220.09	220.02	219.98	2.55	2.64	2.48	2.018	1610		
220.02	219.94	219.93	4.142	4.166	4.016	3.283	2619		
220.01	219.97	219.94	5.281	5.262	5.111	4.182	3337		
219.92	219.94	219.86	7.325	7.231	7.079	5.793	4624		
220.01	219.97	220.03	7.89	7.81	7.76	6.278	5023		

# Table 3-8. Detailed Test Results With 220 VAC IN, 800-V DC OUT, and Varying Power Levels

OUTPUT POWER (W)	EFFICIENCY (%)	CURRENT-THD (PHASE-A)	CURRENT-THD (PHASE-B)	CURRENT-THD (PHASE-C)	PFC- (PHASE- A)	PFC- (PHASE- B)	FC- (PHASE-C)
200	80.93	38.88	55.46	53.44	0.8098	0.8395	0.7934
600	92.06	13.22	23.44	18.54	0.9706	0.9621	0.9678
1610	96.06	5.26	9.59	6.89	0.9944	0.9923	0.9949
2619	96.9	3.09	5.63	4.53	0.9975	0.9968	0.9977
3337	97.11	2.33	4.32	3.66	0.9982	0.9978	0.9985
4624	97.29	1.724	3.034	2.712	0.9988	0.9987	0.9990
5023	97.37	1.47	2.76	1.98	0.9992	0.9991	0.9995

Figure 3-38, Figure 3-39, and Figure 3-40 show the efficiency, THD, and power factor under different load conditions.



Figure 3-38. Efficiency Results - PFC Mode at 220 V<sub>RMS</sub>





Figure 3-40. Power Factor Results - PFC Mode at 220  $V_{\text{RMS}}$ 

Figure 3-41 shows thermal performance of the board at 4.7 kW.





Figure 3-41. Thermal Image at 4.7 kW

#### 3.2.5.1.4 Transient Test With Step Load Change

In the following section, the converter is initially operating at 800 V DC link voltage at 220  $V_{RMS}$  AC input voltage and delivering around 400 W of output power. It is then subjected to a step load and the results are shown here for two cases. Figure 3-42 shows the transient performance when the a step load of 2 kW is applied. The voltage overshoot on the DC link voltage is around 35 V. **Scope signals:** Channel 1 - AC voltage (blue), Channel 2 - AC current (light green), Channel 3 - DC link voltage (dark green).



Figure 3-42. Voltage Step - 400 W  $\rightarrow$  2.4 kW

Figure 3-43 shows the transient performance when the a step load of 4 kW is applied. The voltage overshoot on the DC link voltage is around 40 V. **Scope signals:** Channel 1 - AC voltage (blue), Channel 2 - AC current (light green), Channel 3 - DC link voltage (dark green).



Figure 3-43. Voltage Step - 400 W  $\rightarrow$  4.4 kW

Figure 3-44 shows the transient performance when the a step down load of 2 kW is applied. **Scope signals:** Channel 1 - AC voltage (blue), Channel 2 - AC current (light green), Channel 3 - DC link voltage (dark green).



Figure 3-44. Step Down Load Transient - 2.4 kW  $\rightarrow$  400 W

Figure 3-45 shows the output voltage regulation when the input voltage is changed suddenly from 210 VAC to 175 VAC and then back to 210 VAC. **Scope signals:** Channel 1 - AC voltage (blue), Channel 2 - AC current (light green), Channel 3 - DC link voltage (dark green).



Figure 3-45. PFC Load Regulation to Input Voltage Change

#### 3.2.5.2 PFC Mode - 120 V<sub>RMS</sub>, 208 V L-L

Section 3.2.5.2.1 shows the results when the converter is operated in the PFC mode. The applied AC input voltage is around 120  $V_{RMS}$  and the resistive load of 3.18 k $\Omega$  is connected across DC terminals. Since the results for the 230-V case have been discussed in detail, only a few results for this case are shown.

#### 3.2.5.2.1 Steady State Results at 120 V<sub>RMS</sub>, 208 V-L-L - PFC Mode

This section shows the results obtained from the power analyzer as the load is slowly increased to 3.2 kW. The Figure 3-46 shows the steady state performance of PFC at 3.2 kW output power. **Scope signals**: Channel 1 - AC voltage (blue), Channel 2 - DC link voltage (light green), Channel 3 - AC current (dark green).



The results in Figure 3-46 are captured at 50 Hz but these can be verified at 60 Hz as well.



Figure 3-46. PFC Waveforms at Steady State - 3.2 kW

Figure 3-47 shows power key efficiency and THD figures captured at 3.2 kW.

GROUP A	GROUP B Ch2	GROUP C Ch3	GROUP D Ch4	
Vrms 119.76 V	Vrms 119.66 v	Vrms 119.91 v	watt 3.1657 kw	
Arms 9.2300 A	Arms 9.2741 A	Arms 9.2508 A	vdc 608.24 v	
Watt 1.1046 kW	watt 1.1089 kw	Watt 1.1084 kW	Adc 5.2049 A	
Freq 50.001 Hz	Freq 50.002 Hz	Freq 50.001 Hz		
PF 0.9992	PF 0.9993	PF 0.9992		-
Adc -66.348 mA	Adc 72.457 mA	Adc -7.9638 mA		
vthd 0.9989 %	Vthd 0.9987 ×	vthd 0.9754 ×		
Athd 1.9572 %	Athd 1.9077 ×	Athd 1.9637 ×		
A1m 9.2202 A	A1m 9.2665 A	A1m 9.2367 A		
A2m 24.214 mA	A2m 16.111 mA	A2m 35.546 mA		
A3m 95.259 mA	A3m 86.576 mA	A3m 131.20 mA		
A4m 51.308 mA	44m 44.286 mA	A4m 53.504 mA		12:00Å 00/00

Figure 3-47. PFC Results at Steady State - 3.2 kW

Hardware, Software, Testing Requirements, and Test Results



INPUT AC VOLTAGE	OUTPUT DC VOLTAGE	OUTPUT DC CURRENT	OUTPUT POWER (W)	EFFICIENCY (%)	AVERAGE THD (%)	POWER FACTOR
120	608.26	0.19	116	78.61	39.33	0.81
120	608.36	1.54	936.7	94.9	5.8	0.995
120	608.15	2.13	1295	95.39	4.35	0.997
120	608.26	3.45	2100	95.71	2.71	0.998
120	608.26	4.85	2949	95.37	1.91	0.999
120	608.24	5.2	3165.7	95.29	1.85	0.999

#### 3.2.5.2.2 Efficiency and THD Results at 120 $V_{\text{RMS}}$ - PFC Mode

Figure 3-48, Figure 3-49, and Figure 3-50 show the efficiency, THD, and power factor under different load conditions for the PFC operating at 120  $V_{RMS}$ .





Figure 3-49. THD Results - PFC Mode at 120  $V_{\text{RMS}}$ 





Figure 3-50. Power Factor Results - PFC Mode at 120  $V_{\text{RMS}}$ 

#### 3.2.5.3 Inverter Mode

Section 3.2.5.3.1 shows the results when the converter is operated in the inverter mode. The applied DC input voltage is 800 V and the resistive load is connected across AC terminals.

#### 3.2.5.3.1 Inverter Closed Loop Results

The inverter is tested in the closed current loop in Lab 3 where the current reference is varied by changing the variable TINV\_idRef\_pu from the watch window. Setting this value to around 0.35 pu should deliver around 3.5 kW of power at the AC terminals. Figure 3-51 shows closed current loop operation and the efficiency results obtained. **Scope signals:** Channel 1 - DC link voltage (blue), Channel 2 - AC voltage (light green), Channel 3 - AC current (dark green).



Figure 3-51. Inverter Closed Current Loop Waveforms



Figure 3-52 shows power key efficiency and THD figures captured with power analyzer at 3.8 kW.

GROUP A Ch1		GROUP B Ch2			GROUP C Ch3			GROUP D Ch4		
Vrms 204.19	VVrms	207.01	v	Vrms	205.92	v	Watt	3.7611	kW	
Arms 5.9231	AArms	5.9934	A	Arms	5.9772	A	Vdc	797.58	v	
Watt 1.2093	kW Watt	1.2406	kW	Watt	1.2307	kW	Adc	4.7161	A	
Freq 49.999	Hz Freq	49.998	Hz	Freq	49.999	Hz				
PF 0.9999	PF	0.9999		PF	0.9999					
Adc -1.8249	mA Adc	7.8559	mA	Adc	-5.5973	mA				
Vthd 0.6034	% Vthd	0.7754	×	Vthd	0.6336	×				
Athd 0.6005	<b>%</b> Athd	0.7729	×	Athd	0.6329	×				
A1m 5.9219	A A1m	5.9916	A	A1m	5.9795	A				-
A2m 21.423	mA A2m	29.649	mA	A2m	8.3809	mA				
A3m 7.4588	mA A3m	14.883	mA	A3m	21.636	mA				▼
A4m 5.2746	mA A4m	12.766	mA	A4m	14.336	mA				12:00A 00/00

Figure 3-52. Inverter Closed Current Loop Results

#### 3.2.5.3.2 Efficiency and THD Results - Inverter Mode

This section covers the efficiency and THD results for the converter operating in inverter mode at 800 V DC link. Table 3-9 summarizes the results obtained from power analyzer results when the load is varied from up to 3.8 kW.

Table 3-9.	Table 3-3. Detailed Test Results With 220 VAC OUT, 000-V DC IN, and Varying Power Levels									
OUTPUT POWER (WATTS)	EFFICIENCY (%)	CURRENT-THD (PHASE-A)	CURRENT-THD (PHASE-B)	CURRENT-THD (PHASE-C)	POWER FACTOR					
1563	97.4	1.37	0.92	0.78	0.999					
2555	97.6	1.01	0.85	0.74	0.999					
3761	97.8	0.6	0.77	0.63	0.999					

# Table 3-9. Detailed Test Results With 220 VAC OUT, 800-V DC IN, and Varying Power Levels



Figure 3-53 and Figure 3-54 show the efficiency and THD under different load conditions for the inverter operating at 800 VDC.



Figure 3-54. THD Results - Inverter Mode



#### 3.2.5.3.3 Inverter - Transient Test

Figure 3-55 shows load transient performance of the inverter from no load to 3.2 kW by applying a current step in the current loop. **Scope signals:** Channel 1 - DC link voltage (blue), Channel 2 - AC voltage (light green), Channel 3 - AC current (dark green).



Figure 3-55. Inverter Current Loop Transient

## 3.2.6 Open Loop Inverter Test Results

The system efficiency results are detailed in Table 3-10.

Table 5-10. System Enciency Results										
POWER RATING	10%	20%	30%	40%	50%	60%	70%	80%	90%	100%
600-V input	95.6%	97.43%	97.74%	97.82%	97.79%	97.79%	97.79%	97.79%		
800-V input	92.64%	96.55%	97.87%	98.31%	98.42%	98.47%	98.51%	98.54%	98.7%	98.22%
1000-V input	92.37%	96.55%	97.95%	98.52%	98.77%	98.95%	99.01%	99.06%	99.08%	99.02%

#### Table 3-10. System Efficiency Results

## Figure 3-56 shows the inverter efficiency graph.



Figure 3-56. Inverter Efficiency

Table 3-11	shows the	dimensions	of the sy	/stem
	3110 10 110	unnensions		Jotom.

AXIS	DIMENSION
Х	350 mm
Y	200 mm
Z	100 mm
Volume	7 liters

#### Table 3-11. System Dimensions

The total energy density of the design is 10 kW/7L, or 1.43 kW/L.

**IEXAS** 

STRUMENTS

www.ti.com

# 4 Design Files

# 4.1 Schematics

To download the schematics, see the design files at TIDA-01606.

# 4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDA-01606.

# 4.3 PCB Layout Recommendations

#### 4.3.1 Layout Prints

To download the layer plots, see the design files at TIDA-01606.

# 4.4 Altium Project

To download the Altium Designer<sup>®</sup> project files, see the design files at TIDA-01606.

# 4.5 Gerber Files

To download the Gerber files, see the design files at TIDA-01606.

#### 4.6 Assembly Drawings

To download the assembly drawings, see the design files at TIDA-01606.

#### 5 Trademarks

TI E2E<sup>™</sup>, Delfino<sup>™</sup>, TMS320C2000<sup>™</sup>, and C2000<sup>™</sup> are trademarks of Texas Instruments. Altium Designer<sup>®</sup> is a registered trademark of Altium LLC or its affiliated companies. All trademarks are the property of their respective owners.

# 6 About the Authors

**RUFFO RICCARDO** received the Ph.D. degree in Electric, Electronics and Communication Engineering from Politecnico di Torino, Turin, Italy, in 2019. He is currently working at Texas Instruments Germany as System Engineer in the area of Grid Infrastructure, Renewable Energy. His main work includes EV charging, inductive wireless power transfer, photovoltaic, renewable energy, and energy storage applications.

**KELVIN LE** is a systems engineer at Texas Instruments, where he is responsible for developing system solutions for the Grid sector with a focus on EV Charging. Kelvin has been with TI since 2015. Kelvin earned his Bachelor of Science in Biomedical Engineering from the University of Central Oklahoma and his Master of Science in Electrical and Computer Engineering from the University of Texas at Austin.

The authors would like to thank **MANISH BHARDWAJ**, **BART BASILE**, **HARISH RAMAKRISHNAN**, and **MURALI KRISHNA PACHIPULUSU** for the support given for this reference design.

# 7 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision H (December 2022) to Revision I (July 2023)	Page
•	The TIDA-01606 can now be controlled by means of TMDSCNCD280039C	1
•	Removed the required modification of motherboard since the existing online TIDA-01606-E6 was	20
•	Added the required modifications to run TMDSCNCD280039C together with TIDA-01606	
•	Space vector modulation and middle voltage control of the DC link capacitors is added when using TMDSCNCD280039C.	

С	hanges from Revision G (September 2022) to Revision H (December 2022)	Page
•	Changes for this revision were made throughout the document. Gate driver boards were changed by us the following new components: UCC21710 and UCC14240. Power switches mounted in the power boa were modified. C3M0075120D and C3M0060065D were used instead of LSIC1MO120E0080 and	sing rd
	IKW20N60TFKSA1	1
- -	hanges from Povision E (Sontamber 2024) to Povision G (Sontamber 2022)	
-	Lindated all lab software diagrams: Figure 3.4 Figure 3.6 Figure 3.10 Figure 3.14 Figure 3.18 Figure	- 7 aye
-	and Figure 3-30	48 J-2 I,
•	Added descriptions for check for DC bus overvoltage, the feed-forward and decoupling function, and Su	DFM-
	based current sensing, overcurrent protection (OCP), to the Testing Inverter Operation section	
•	Added descriptions for check for DC bus overvoltage, the feed-forward and decoupling function, and Su	DFM-
	based current sensing, overcurrent protection (OCP), to the Testing PFC Operation section	62
С	hanges from Revision E (July 2021) to Revision F (September 2021)	Page
•	Missing TIDA-01606 ISOHVCARD board added for evaluation purposes in the Test Hardware Required	<u> </u>
	section	39
~	hannes from Devision D (April 2024) to Devision E (July 2024)	Dere
	Indiges Iron Revision D (April 2021) to Revision E (July 2021)	-raye
-	Opdated Voltage Loop Plant Frequency Response Measured Vs Modelled Image	
С	hanges from Revision C (March 2018) to Revision D (April 2021)	Page
•	Revision D of the design guide is updated to reflect changes in the control design, hardware and software	are,
	and the testing and results	1
•	Added Control Design section	32
•	Updated Required Hardware and Software section	39
•	Updated Testing and Results section	48
С	hanges from Revision B (May 2020) to Revision C (August 2020)	Page
•	Changed title to 10-kW. Three-Level. Three-Phase T-Type Inverter Reference Design for Solar String	
	Inverters	1
С	hanges from Revision A (March 2019) to Revision B (May 2020)	Page
•	Added To obtain an attenuation factor of 10%, and using the earlier derived values, the value of r can b	e
	evaluated to be:	18
С	hanges from Revision * (March 2018) to Revision A (March 2018)	Page
•	Updated block diagram Figure 1. TIDA-01606 Block Diagram: "F28004x Control Card" to "F28377D	
	Control Card"	1

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated