**TI Designs: TIDA-060017**

**Transmitting SPI Signals Over LVDS Interface Reference Design**

**Description**

This TI Design demonstrates how to resolve and optimize signal integrity challenges typically found when sending SPI signals over longer distance on the same PCB or off PCB to another board in a noisy environment by transmitting SPI signals over LVDS interface. This concept offers high noise immunity, reduced EMI emission, and wider common-mode input tolerance. This TI Design:

- Significantly improves signal quality by sending SPI signals through Low Voltage Differential Signaling (LVDS) Interface.
- Includes detailed timing analysis detailing the impact of distance and LVDS interface on SPI communication speed.
- Demonstrates solutions for solving SPI timing challenge by routing SCLK back to the SPI Master or by using Enhanced SPI feature offered in selected TI Devices.
- Provides option to evaluate different SPI peripherals and LVDS drivers and receivers.

**Features**

- Noise immunity and range extension for SPI Bus using LVDS interface.
- At least 3 meter communication range using SPI over LVDS vs. 0.5 meter range using standard SPI.
- Techniques to reduce propagation delay and improve SPI communication speed or range by routing SCLK back to SPI master.
- 10x lower power consumption compared to other differential signaling (RS-422/RS-485) solutions.
- -4 V to 5 V common-mode input voltage range offers high ground bounce immunity.

**Applications**

- Semiconductor Test Equipment
- Data Acquisition
- Lab Instrumentation
- Ultrasound Scanner
- CT Scanner
- Protection Relay
- Terminal Unit

**Resources**

- TIDA-060017 Design Folder
- SN65LVDS31-33EVM Tool Folder
- ADS8910BEVM-PDK Tool Folder

**ASK Our E2E™ Experts**

---

TI Designs: TIDA-060017

Transmitting SPI Signals Over LVDS Interface Reference Design

Copyright © 2018, Texas Instruments Incorporated
1 System Description

Serial peripheral interface (SPI) is found in numerous applications as the communication method between processor and peripheral devices. SPI was initially designed for short distance communication between devices on the same PCB. However, there is increasing demand for longer range SPI communication on the same PCB or from board to board. As distance increases, external noise and crosstalk between SPI signals becomes an issue. Furthermore, increased distance limits the data rate due to propagation delay, and affects the signal quality due to potential ground shift between boards. In this design guide, designer shows how to migrate the challenge posed when trying to extend SPI communication range and send SPI signals from board to board over long distance.

![System Diagram](image-url)
1.1 **Key System Specifications**

This reference design is configured to transmit single-ended SPI signals through LVDS driver and receiver. An ADC ADS8910B is used as the SPI slave device, and the PHI Controller is used as the SPI master device. Two quad channel LVDS drivers and two quad channel LVDS receivers are selected to drive the single-ended SPI signals from board to board.

Table 1 gives the key system specifications. Following the system design consideration in Section 2.3, this reference design can be easily configured and extended for different applications using SPI interface.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SPECIFICATIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Supply for SN65LVDS31-33EVM</td>
<td>3.3V</td>
</tr>
<tr>
<td>Power Supply for ADS8910B</td>
<td>5.5V and 3.3V</td>
</tr>
<tr>
<td>SN65LVDS31-33EVM Information</td>
<td></td>
</tr>
<tr>
<td>Standard</td>
<td>ANSI TIA/EIA-644 Standard</td>
</tr>
<tr>
<td>Number of LVDS Drivers</td>
<td>4</td>
</tr>
<tr>
<td>Number of LVDS Receivers</td>
<td>4</td>
</tr>
<tr>
<td>Driver Input Type</td>
<td>LVTTL/LVCMOS</td>
</tr>
<tr>
<td>Receiver Output Type</td>
<td>LVTTL/LVCMOS</td>
</tr>
<tr>
<td>Typical Output Voltage Rise and Fall Times</td>
<td>500 ps (400 Mbps)</td>
</tr>
<tr>
<td>Operating temperature</td>
<td>–40°C to +85°C</td>
</tr>
<tr>
<td>Power Consumption</td>
<td>25 mW Typical at 200 MHz</td>
</tr>
<tr>
<td>Form Factor</td>
<td>10-mm × 6-mm SOIC16</td>
</tr>
<tr>
<td>ADS8910B Information</td>
<td></td>
</tr>
<tr>
<td>Number of Channels</td>
<td>Single</td>
</tr>
<tr>
<td>Input Type</td>
<td>Differential</td>
</tr>
<tr>
<td>Input Range</td>
<td>+/- 5V differential</td>
</tr>
<tr>
<td>Resolution</td>
<td>18 bits</td>
</tr>
<tr>
<td>Sample Rate</td>
<td>1-MSPS</td>
</tr>
<tr>
<td>SPI Clock Speed</td>
<td>Up to 70MHz</td>
</tr>
<tr>
<td>Operating temperature</td>
<td>–40°C to +125°C</td>
</tr>
<tr>
<td>Power Consumption</td>
<td>21-mW at 1-MSPS</td>
</tr>
<tr>
<td>Form Factor</td>
<td>4-mm × 4-mm VQFN</td>
</tr>
</tbody>
</table>
2 System Overview

2.1 Block Diagram

Figure 2 shows the setup block diagram of this design.

2.2 Highlighted Products

The system features the device SN65LVDS31/SN65LVDS33 EVM, and ADS8910B EVM.

2.2.1 SN65LVDS31 and SN65LVDS33 EVM

SN65LVDS31 and SN65LVDS33 EVM includes a pair of LVDS quad channel driver SN65LVDS31 and receiver SN65LVDS33. Both devices are TIA/EIA-644 standard compliant LVDS driver and receiver. The SN65LVDS33 receiver incorporates an enhanced common-mode input voltage range of -4 V to 5 V, as well as an active-failsafe circuit that provides operation over the entire input common-mode range. This wide common-mode input feature is showcased in the design as a solution to combat potential ground shift present in high noise, high power switching environments.

2.2.2 ADS8910B EVM

The ADS8910B EVM includes both the SPI master device (PHI controller) and the SPI slave device (ADS8910B). The ADS8910B is a high-speed, single-channel, high-precision, 18-bit successive approximation register (SAR) analog to digital converters (ADCs) with an integrated reference buffer and integrated low-dropout (LDO) regulator. The ADS8910B boost analog performance while maintaining high-resolution data transfer by using TI's enhanced-SPI feature, thereby making this device an excellent choice for applications involving FPGAs, DSPs.
2.3 System Design Theory

This design guide uses analog to digital converter, a common device that uses SPI interface, as an example, and focuses on maximizing the signal integrity of SPI interface by sending SPI signals over LVDS interface. As the signal integrity improvement is provided by the LVDS interface and is independent of the SPI peripherals, other SPI host and the SPI peripheral could be used to fit different application needs. Alternative LVDS driver and receiver such as DS90LV011A, DS90LV012A, DS90LV047A, and DS90LV048A can be used as well if wide common-mode input range is not necessary. These four LVDS drivers and receivers offer lower propagation delay compare to SN65LVDS31/33.

Section 2.3.1 detail the timing challenges presented by extending the SPI communication distance. When these performance limiting characteristics are understood, two solutions are highlighted, one using novel design consideration for general SPI interfaces and another one using key feature of TI’s ADC device.

With the elimination of timing challenges, solution for improving signal integrity when transmitting SPI signals from board to board is presented in Section 2.3.3.

2.3.1 Timing Analysis

SPI is a preferred communication method between processor and peripheral devices due to its high speed and bidirectional nature; however, it was intended for very short distance applications. There is an inherent timing challenge when implementing a long distance SPI solution. This challenge and a detailed analysis of its impact with examples are described in the following sections.

2.3.1.1 Effect of Propagation Delay on SPI Clock Speed

Figure 3 shows a generic SPI block diagram. The processor is generally the SPI master that decides the sampling rate and data transfer rate. In typical SPI communication, the SPI master sends data at rising edge and receives data on the falling edge within the same clock cycle.

As depicted in Figure 4, the SPI master expects the valid data before the clock falling edge. The total round trip propagation delay must be less than half the SCLK period to avoid missing bits. Hence, the theoretical maximum SPI clock can be calculated as:

\[
SCLK_{\text{Max}} = \frac{1}{2 \times t_{\text{Period}}}
\]

The equation assumes that there is no change in the waveform shape. However, digital signals are analog in nature as they have finite rise-fall times, which result in waveform deformities that cause pulse width distortion (PWD) as they propagate through different signal chain elements. The pulse width of the clock or the data line changes due the different threshold voltages and rise-fall times of the digital devices in the path. Figure 5 shows a datasheet example of propagation delay and PWD that can be found in various devices.

![Figure 3. SPI Block Diagram](image-url)
A detailed timing analysis is required to calculate the maximum SPI clock rate by considering the SPI propagation delay and PWD.

2.3.1.2 Determining Maximum SPI Clock (SCLK) vs. Distance

In a low latency system, the data in peripheral device should be made available to the host system with minimum delay. There are three major delay contributors in a typical system — SPI peripheral, data link device, and transmission media. Both the SPI peripheral and the data link device have fixed delay; however, the delay in transmission media increases as communication distance increases. In this section, an example on determining the maximum SPI clock speed vs communication distance is shown.

The individual devices used in the calculation are listed in Table 2.

<table>
<thead>
<tr>
<th>No.</th>
<th>Device</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>SN65LVDS31</td>
<td>LVDS Driver</td>
</tr>
<tr>
<td>2</td>
<td>SN65LVDS33</td>
<td>LVDS Receiver</td>
</tr>
<tr>
<td>3</td>
<td>ADS8910B</td>
<td>ADC</td>
</tr>
</tbody>
</table>

Table 3 lists the associated timing parameter values taken from respective device datasheet.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Delay(ns)</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>SN65LVDS31</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>SN65LVDS33</td>
<td>3.5</td>
<td></td>
</tr>
<tr>
<td>ADS8910B</td>
<td>6.4</td>
<td>70MHz clock with 45% duty cycle</td>
</tr>
<tr>
<td>Cable/PCB trace</td>
<td>5</td>
<td>Delay per meter</td>
</tr>
</tbody>
</table>
The equation on finding the maximum SPI clock speed is:

$$SCLK_{Max} = \frac{1}{\left(TX_{Delay} + RX_{Delay} + Cable_{Delay} \times Cable\ Length\right) \times 2 + ADC_{Delay}} \times 2$$

**Figure 6. Max SPI Speed vs Cable Length**

Without LVDS interface and if 10cm PCB trace is assumed, then the maximum SPI clock speed achievable for ADS8910B is 67.6MHz. If the distance is increased to 3m for longer range communication, the maximum SPI clock speed is lowered to 13.74MHz under worst conditions.

With LVDS interface and 10cm PCB trace, the maximum SPI clock speed is 22.3MHz. If the distance is increased to 3m for longer range communication, the maximum SPI clock speed is lowered to 9.7MHz under worst conditions.

As distance increase, the propagation delay contributed from cable or trace cannot be ignored.

### 2.3.2 Eliminating Round-Trip Delay

In this section, two solutions are presented to effectively eliminate round trip delay. One solution is a novel design that feeds the SCLK back to the SPI master. The other solution utilize enhanced SPI interface offered in selective TI devices such as ADS8910B ADC.

**Figure 7. Eliminating Round-Trip Delay Block Diagram**
2.3.2.1 Feed SCLK back to SPI Master

As the SPI host expect to receive data within the same clock cycle, longer propagation delay will cause the returned slave data out of sync with the clock. The solution for restoring synchronicity between the slave data and the clock while maintaining a high data rate is to feed the clock signal from the slave back to the SPI master. Figure 8 clarifies the benefit of this solution. Here $t_0$ represents the first rising clock edge, or the start of a data transmission, and $t_p$ is the data-link propagation delay. After traversing the data link, both the master clock (SCLK) and the master data (MOSI) remain in sync. Feeding back the master clock signal synchronizes the clock with the slave data so that both arrive equally delayed at the master. The only requirement is that the master provide two independent SPI ports, one configured as a master (SPI1) and the other configured as a slave (SPI2). Most modern microcontrollers possess two or more SPI ports, so this requirement poses no problem.

![Figure 8. Feed SCLK back to SPI Master](image)

2.3.2.1.1 Timing Analysis when SCLK is routed back to SPI master

If the user can route the returned SCLK signal and the MISO signal at equal length, the delay from cable or trace is effectively eliminated. The equation on calculating the maximum SPI clock speed becomes:

$$SCLK_{Max} = \frac{1}{\left( TX_{Delay} + RX_{Delay} \right) + \text{Cable Length Mismatch} + \text{ADC Delay}} \times 2$$

Using the same parameter detailed in Section 2.3.1.2, the maximum SCLK speed achievable with LVDS interface is 37MHz under worst condition.

2.3.2.2 Enhanced SPI feature offered by Selective TI Devices.

Selective TI Devices such as ADS8910B ADC offers an enhanced SPI interface that offers multiple solutions to effectively eliminate the timing challenge posed by long distance SPI applications.

There are several ways that the enhanced SPI feature could help solving the SPI propagation delay issue.

- Early Data Launch (EDL)
- Increase SPI Bus Width
- Source-Synchronous Protocol

In Early Data Launch mode, the device launches the output data on MISO data pins half a clock earlier compared to the standard SPI protocol, therefore reduce the total delay present in the SPI bus.

ADS8910B also has the option to increase the MISO data bus width from one bit to two bits or four bits. By increasing the MISO data bus, same data rate can be achieved with lower SCLK rate which in turn increases the SPI communication distance. Free LVDS driver and receiver pairs in the quad channel LVDS devices can be used to support the increased data bus width.
In Source-Synchronous mode, the ADS8910B is able to generate clock signal that's synchronize to the SCLK signal and transmit the generated clock signal back to the SPI master. This mode further eliminates the delay by synchronizing the data on MISO bus and the clock signal.

Further detailed implementation of enhanced SPI interface can be viewed in ADS8910B datasheet.

### 2.3.3 Signal Integrity Considerations

In the previous sections, we have detailed ways to extend SPI communication range. As range increase, sending SPI signals from board to board become possible. However, now signal integrity becomes a big concern due to reflections caused by unterminated signal lines. The characteristic impedance of the transmission media and termination impedance will differ substantially, causing an impedance mismatch on the bus. Due to the nature of single-ended signals lines, any external noise will be coupled on the signal line which causes communication errors. Electromagnetic interference (EMI) is also a concern as the high-frequency portion of the SPI signal radiates outward, allowing the signal to couple onto adjacent signals.

This TI design guide presents a solution to address the signal integrity and EMI issue by sending SPI signal over Low Voltage Differential Signaling (LVDS) interface. LVDS has great advantages for handling noise and EMI issue due to its differential signaling nature. Typically the differential pair connecting LVDS driver and receiver is closely coupled. When external noise is present in the environment, both wires will receive nearly equal amount of noise. Since the receiver only cares about the voltage difference between the two wires, the external noise will be canceled out. This is a very important advantage over single ended technology. This property enables LVDS to have a very high signal to noise ratios, and is one of the reasons why LVDS technology is robust.

As a differential circuit, LVDS driver and receiver radiate substantially less electromagnetic wave to the environment than single-ended circuits. As complementary current runs in the differential pair, both line will generate magnetic fields but in the opposite direction. In turn, the magnetic field partially cancels each other. The SN65LVDS31 and SN65LVDS33 LVDS driver and receiver also offers wide common-mode input range from -4V to 5V. It allows a +/-3V ground potential difference to combat ground bounce typically found in high power, high switching environment.
3 Hardware, Software, Testing Requirements, and Test Results

3.1 Required Hardware and Software

3.1.1 Hardware

This reference design is realized by combining two SN65LVDS31-33 EVM and one ADS8910B EVM. Figure 9 shows the setup diagram.

Figure 9. Hardware Setup

3.1.2 Software

The PHI GUI software, which is based on the LabVIEW™ platform, validates the TIDA-060017. Figure 10 shows the available test options in the PHI GUI.

PHI GUI software can be found at http://www.ti.com/tool/ads8910bevm-pdk

Figure 10. PHI GUI
3.2 Testing and Results

3.2.1 Test Setup

Three testings was performed to evaluate and compare the performance difference between single-ended SPI communication and SPI communication over LVDS Interface. The input differential source to the ADS8910B ADC is a 2KHz, 2V differential sine wave. The overall test setup for SPI over LVDS is shown as Figure 11. The overall test setup for single-ended SPI is shown as Figure 12. A set of breakout boards are used connect Samtec QTH/QSH connectors on ADS8910B EVM to SN65LVDS31/33 EVM. CAT5 cable are used to connect the two SN65LVDS31/33EVM.

Figure 11. SPI Over LVDS Test Setup
3.2.1.1 Noise Immunity Test

The goal of this test is to compare the performance difference between single-ended application, and with LVDS driver and receivers when external noise is coupled on the SPI bus. A signal generator is used to generate controlled transient noise. The amplitude of the generator is adjusted so that the noise applied is kept at 1Vpp, and the frequency is varied. The results are show in Table 4, and sample time domain analysis and spectral analysis are shown in Figure 13.

Table 4. Noise Immunity (varying noise frequency)

<table>
<thead>
<tr>
<th>Noise Coupled</th>
<th>Cable Length(m)</th>
<th>Single-ended SPI SNR (dB)</th>
<th>SPI over LVDS SNR (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>No Noise</td>
<td>0.5</td>
<td>101</td>
<td>101</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Fail (1)</td>
<td>101</td>
</tr>
<tr>
<td>10KHz</td>
<td>0.5</td>
<td>99</td>
<td>99</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Fail</td>
<td>97</td>
</tr>
<tr>
<td>100KHz</td>
<td>0.5</td>
<td>82</td>
<td>83</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Fail</td>
<td>71</td>
</tr>
<tr>
<td>500KHz</td>
<td>0.5</td>
<td>67</td>
<td>69</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Fail</td>
<td>67</td>
</tr>
<tr>
<td>1MHz</td>
<td>0.5</td>
<td>58</td>
<td>68</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Fail</td>
<td>59</td>
</tr>
<tr>
<td>5MHz</td>
<td>0.5</td>
<td>39</td>
<td>61</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Fail</td>
<td>49</td>
</tr>
<tr>
<td>10MHz</td>
<td>0.5</td>
<td>31</td>
<td>52</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Fail</td>
<td>45</td>
</tr>
</tbody>
</table>

(1) Single-ended SPI application cannot support 3m cable length.
A similar test was performed, only this time noise amplitude is increased to 2Vpp, and the frequency is fixed at 10KHz. SPI over LVDS application is able to withstand the higher noise amplitude with a minimum of 45dB SNR. Single-ended SPI application cannot support the increased noise amplitude.

3.2.1.2 Ground Bounce Immunity Test

The goal of the test is to compare ground bounce immunity between single-ended SPI application and LVDS SPI application. The LVDS receiver SN65LVDS33 has a common-mode input range of -4V to 5 V. The test creates a ground potential difference between the ADC board, and the host board. The potential difference is increased while monitoring the signal SNR.

<table>
<thead>
<tr>
<th>Ground Bounce Tolerance</th>
<th>Single-ended SPI</th>
<th>SPI Over LVDS</th>
</tr>
</thead>
<tbody>
<tr>
<td>-0.1V to +0.1V</td>
<td>-4V to 5V</td>
<td></td>
</tr>
</tbody>
</table>

3.2.1.3 SPI Interface Range Extension Test

The goal of this test is to extend the SPI communication distance, and compare the performance difference between single-ended cables and with LVDS driver and receivers. The effect of cable length on SPI communication is observed by monitoring the signal SNR, and a minimal of 40dB SNR is considered pass. Four different length of CAT5 cables are used to perform this test. Both single-ended and LVDS application transmit data successfully over 0.2m and 0.5m CAT5 cable, and SPI over LVDS application can support 1m and 3m CAT5 cable. However, single-ended SPI application cannot support 1m and 3m cable length due to crosstalk from adjacent signals and energy reflection from unterminated lines.

<table>
<thead>
<tr>
<th>Cable Length</th>
<th>Single-ended SPI</th>
<th>SPI over LVDS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.2m</td>
<td>Pass</td>
<td>Pass</td>
</tr>
<tr>
<td>0.5m</td>
<td>Pass</td>
<td>Pass</td>
</tr>
</tbody>
</table>
### Table 6. Cable Length Tested (continued)

<table>
<thead>
<tr>
<th>Cable Length</th>
<th>Single-ended SPI</th>
<th>SPI over LVDS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1m</td>
<td>Fail</td>
<td>Pass</td>
</tr>
<tr>
<td>3m</td>
<td>Fail</td>
<td>Pass</td>
</tr>
</tbody>
</table>
4 Design Files

4.1 Schematics
To download the schematics, see the design files at TIDA-060017.

4.2 Bill of Materials
To download the bill of materials (BOM), see the design files at TIDA-060017.

4.3 PCB Layout Recommendations

4.3.1 Layout Prints
To download the layer plots, see the design files at TIDA-060017.

4.4 Altium Project
To download the Altium Designer® project files, see the design files at TIDA-060017.

4.5 Gerber Files
To download the Gerber files, see the design files at TIDA-060017.

4.6 Assembly Drawings
To download the assembly drawings, see the design files at TIDA-060017.

5 Related Documentation


5.1 Trademarks
E2E is a trademark of Texas Instruments.
Altium Designer is a registered trademark of Altium LLC or its affiliated companies.
All other trademarks are the property of their respective owners.
IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated (‘TI”) technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT. AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI’s standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated