**TI Designs: TIDA-080003**

**Small Form-factor Light Engine Reference Design For Desktop 3D Printers Using DLP® Pico™ Technology**

---

**Description**

This low-cost 3D printing light engine Reference Design enables faster development of desktop 3D printing applications using DLP Pico technology. This design uses a stereolithography (SLA) technique, where a photo-resin is exposed to successive 2-dimensional patterns to create a 3-dimensional object one layer at a time. Due to layer-based printing, this technique is fundamentally much faster compared to alternate technologies. This TI Design uses the DLP Pico 0.3-inch TRP HD 720p DMD (DLP3010) with the new display and light controller DLPC3478. The DLP3010 DMD offers an excellent balance between resolution, size, and cost, targeting small form-factor desktop 3D printers and enabling a wide variety of 3D printing use cases across consumer, professional, and industrial applications. This reference design includes an example light engine design, including electronics and optics along with software to generate pattern sets to expose any kind of layer image used in the 3D printing process. The reference design also includes the DLPA2005 PMIC and LED driver.

**Features**

- 1280 x 720 Resolution With Flexible and Precise Light Control
- Compact PCB Layout Supporting 720p (DLP3010) Optical Engine and Includes HDMI and USB Connectivity
- Used in DLP3010EVM-LC Layout
- 19-V Input and LED Current Drive up to 2.5 A
- PC Software GUI to Send Any Type of Pattern to the Light Engine

**Applications**

- Personal Electronics:
  - Desktop 3D Printers
- Industrial:
  - Custom Parts manufacturing

**Resources**

- TIDA-080003 Design Folder
- DLP3010 (DMD) Product Folder
- DLPC3478 Product Folder
- DLPA2005 Product Folder

---

**ASK Our E2E™ Experts**

---

*Small Form-factor Light Engine Reference Design For Desktop 3D Printers Using DLP® Pico™ Technology*

---

*Submit Documentation Feedback*

*Copyright © 2018, Texas Instruments Incorporated*
1 System Description

Stereolithography is an additive manufacturing method that employs a photo-curable resin. Exposing the photo-resin to successive 2-dimensional object cross sections creates the 3-dimensional object a single layer at a time. The resin, composed of monomers, cross-links when exposed to light of a sufficient energy level. The cross-linking of the monomers generates a polymer chain, creating a solid material where the resin was exposed. Stereolithography was traditionally achieved by outlining the object layer with a laser. DLP technology allows an entire layer to be exposed simultaneously by dynamically masking a broad light source.

Figure 1 shows a typical block diagram of a 3D printing system that uses the stereolithography technique.

Figure 1. 3D printing system block diagram

Typical 3D printer requirements are shown in Table 1.

Table 1. Typical 3D Printer System Requirements

<table>
<thead>
<tr>
<th>Feature</th>
<th>Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pattern Speed</td>
<td>1 - 100 Hz</td>
</tr>
<tr>
<td>X-Y Resolution</td>
<td>50 - 100 µm</td>
</tr>
<tr>
<td>Build Area</td>
<td>150 mm x 80 mm</td>
</tr>
</tbody>
</table>
Table 1. Typical 3D Printer System Requirements (continued)

<table>
<thead>
<tr>
<th>Feature</th>
<th>Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>Wavelength</td>
<td>405 nm</td>
</tr>
<tr>
<td>Pattern</td>
<td>Binary or 8 bit grayscale patterns using external pattern mode</td>
</tr>
</tbody>
</table>

1.1 Applications for 3D Printing

DLP technology offers high precision and high printing speed in stereolithography compared to alternate technologies such as FDM (Fused Deposition Molding) or Laser-based stereolithography. The table below lists the key features of DLP technology and their corresponding benefits in 3D printing applications.

Table 2. DLP Features and Design Benefits for 3D Printing

<table>
<thead>
<tr>
<th>DLP Feature</th>
<th>Design Benefit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Layer-by-layer printing: Micromirror array exposes an entire layer in one shot</td>
<td>Faster build speed than <strong>point-by-point</strong> technologies and constant build time independent of layer complexity.</td>
</tr>
<tr>
<td>Easily programmable high-resolution patterns</td>
<td>Enables sub-50 µm resolutions on the image plane and easily adjusts layer thickness</td>
</tr>
<tr>
<td>Extended wavelength support</td>
<td>Compatible with a wide range of polymers and resins</td>
</tr>
<tr>
<td>Reliable MEMS technology</td>
<td>No expensive parts (e.g. ink jets) to replace - translates to lower cost of ownership</td>
</tr>
</tbody>
</table>
2 System Overview

2.1 Block Diagram

![Block Diagram](image)

Figure 2. TIDA-080003 Block Diagram

2.2 Design Considerations

See the following documents for DLP system design considerations:

- TI DLP® Pico™ System Design: Optical Module Specifications
- TI DLP® System Design: Brightness Requirements and Tradeoffs

2.2.1 3D Printer Build Orientation

The 3D printer can be designed using two methods – Top-down or bottom-up build orientations.
Top-Down Build Orientation

Nth Layer

Build Platform Moves Down Between Layers

N+1 Layer

Figure 3. Top-Down 3D Printing Method
The bottom-up build method has its layer thickness defined by the distance from the build platform - or partially-built object - and the upper surface of the resin. This means the time for the resin's surface layer to return to level after each build platform movement must be considered.

The bottom-up build method is more popular as it solves two key issues: Resin settling time and layer thickness control. The bottom-up build orientation requires the projected layer images to be transmitted through a material into the resin vat from below. The build platform starts flush against the transmissive window and steps upward with each layer. The build platform's orientation to the window means the resin's surface does not impact the build, and the layer thickness is clearly defined between the platform and the window. The bottom-up build requires a smaller volume of resin in the vat at a time but requires the user to constantly refill the vat as resin is used. The challenge of overcoming stiction also exists between the hardened layers and the transmissive window. The solidified resin should separate cleanly, and easily, from the transmissive window or else delicate features may be destroyed during the build process. The resin should adhere strongly to the build platform material as the weight of the object will be suspended from the platform during the build. The bottom-up build method is illustrated in Figure 4.
2.2.2 Object Layer Images

Object layer images can be made by hand using a drawing utility or created by slicing STL file models. STL files are the de facto standard input file for 3D printers, and are readily available in multiple online libraries. STL files can be sliced using the Freesteel slicer utility found under following link. The output image file format recommended is BMP. The output images should have a 16:10 aspect ratio output from the slicer, but need to be resized to the DLP3010 resolution of 1280 × 720. Object features should be colored white and the background should be black. Any white pixels in the object layer images will be printed in the resin.

Figure 5. Example Layer Images

2.3 Highlighted Products

This chipset reference design guide draws upon figures and content from several other published documents related to the 0.3-in 720p DLP chipset. For a list of these documents, see Section 6.
3 Hardware, Software and Test Results

3.1 Required Hardware and Software

3.1.1 Hardware

Assuming default conditions as shipped:

1. Power up the DLP3010 Light Control EVM by applying an external DC power supply (19-V DC, 3.42 A) to the J10 connector. The P5V_VIN (D5) and P3P3V_SB (D6) LED will turn on to indicate that 5-V and 3.3-V standby power is applied.

   **External Power Supply Requirements:**
   - Nominal output voltage: 19-V DC
   - Minimum output current: 3A; Max output current: 3.42 A
   - Efficiency level: VI
   
   NOTE: TI recommends using an external power supply that complies with applicable regional safety standards such as UL, CSA, VDE, CCC, PSE, etc.
   
   NOTE: The system is designed to operate also with an external 12-V DC power supply.

2. Move the SW_ONOFF switch to the ON position to turn the DLP3010 Light Control EVM on. When the DLP3010 Light Control EVM is turned on, the PROJ_ON LED D3 will turn on.

3. After the DLP3010 Light Control EVM is turned on, the projector will default to displaying a DLP Light Control splash image.

4. The focus of the image can be adjusted on the optical engine.

   ![Focus Adjustment](image)

   **Figure 6. Optical Engine With Focus Adjustment**

5. Connect USB to the DLP3010 Light Control EVM and open the DLP3010 Display and Light Control Graphical User Interface (GUI) on your computer. If needed, connect an HDMI source to the EVM and communicate to the EVM over the GUI software.

6. Via the GUI the EVM can be set to Video Display Mode or Light Control Mode. Install Jumper J11 to set Trigger IN/OUT voltage on the EVM (Jumper is not included by default). Refer to the GUI user’s guide for further description.

7. When turning off the projector, turn off the SW_ONOFF switch prior to removing power cable.

   Note: To avoid potential damage to the DMD, it is recommended to turn off the projector with SW_ONOFF before disconnecting the power.

There are ten indicator LEDs on the DLP3010 Light Control EVM, and they are defined in **Table 3:**

**Table 3. LEDs on the DLP3010 Light Control EVM**

<table>
<thead>
<tr>
<th>LED Reference</th>
<th>Signal Indication</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D1</td>
<td>HOST_IRQ</td>
<td>ON during DLPC3478 boot OFF when projector is running. Indication of DLPC3478 boot-up completed and ready to receive commands</td>
</tr>
<tr>
<td>D2</td>
<td>RESETZ</td>
<td>OFF when projector is turned on via SW_ONOFF</td>
</tr>
<tr>
<td>D3</td>
<td>PROJ_ON</td>
<td>On when projector is turned on via SW_ONOFF</td>
</tr>
<tr>
<td>D5</td>
<td>P5V_VIN</td>
<td>5-V power applied</td>
</tr>
<tr>
<td>D6</td>
<td>P3P3V_SB</td>
<td>Regulated 3V3 power on</td>
</tr>
<tr>
<td>D7</td>
<td>MSP2</td>
<td>ON when HDMI cable plugged in and external video detected. OFF when external video is not detected.</td>
</tr>
</tbody>
</table>
Table 3. LEDs on the DLP3010 Light Control EVM (continued)

<table>
<thead>
<tr>
<th>LED Reference</th>
<th>Signal Indication</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D8</td>
<td>ACK</td>
<td>ON when Cypress CY3420 is PC master OFF when MSP430 is PC master</td>
</tr>
<tr>
<td>D9</td>
<td>REQ</td>
<td>ON when Cypress CY3420 requests the MSP430 to give Cypress master control of the I2C bus</td>
</tr>
<tr>
<td>D10</td>
<td>GPIO1</td>
<td>Blinking when PC is communicating to flash over SPI</td>
</tr>
<tr>
<td>D11</td>
<td>GPIO0</td>
<td>Blinking when PC is communicating to DLPC3478 over I2C</td>
</tr>
</tbody>
</table>

3.1.2 Light Engine

The optical engine in the EVM is developed by Anhua Optoelectronics and is production ready. The light engine consists of the following components:

- 0.3-inch 720p DMD (DLP3010)
- OSRAM red, green, and blue LED

Table 4. Optical Engine Specifications

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Brightness</td>
<td></td>
<td>125</td>
<td></td>
<td>Lum</td>
</tr>
<tr>
<td>LED Current</td>
<td></td>
<td>2.4</td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>Brightness Uniformity</td>
<td>75%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Throw Ratio</td>
<td></td>
<td>1.2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Offset</td>
<td></td>
<td>100%</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 7. DLP3010 Light Control EVM Optical Engine

3.1.3 Software

The software required for this reference design is available for download on the DLP3010EVM-LC tool folder.
3.2 Testing and Results

For 3D printer, typically a mono-chrome sequence is used unlike an RGB sequence for a display application. DLPC3478 controller is designed with these requirements in consideration. The timing diagram of a typical sequence for 3D printing applications is shown in Figure 8.

![Timing Diagram](image)

**Figure 8. External Pattern Streaming Timing Sequence (24-bit Monochrome)**

This sequence has been verified on the DLP3010 light control EVM. The Trigger Out1 configuration is shown in Figure 9.

![Scope Plots](image)

**Figure 9. Scope plots of Trigger Out1 and Trigger Out2 (24-bit Monochrome)**

Different types of mono-chrome and RGB images are tested on the light engine for good image quality as shown in Figure 10.
Figure 10. Monochrome and RGB Image Testing
4 Design Files

4.1 Schematics
To download the schematics, see the design files at TIDA-080003.

4.2 Bill of Materials
To download the bill of materials (BOM), see the design files at TIDA-080003.

4.3 PCB Layout Recommendations
The layout guidelines listed in this design guide are subsets of the guidelines included in the component data sheets. For more information, refer to the DLPC3478, DLP3010, and DLPA2005 data sheets.

4.3.1 DLPC3478 Layout Guidelines

4.3.1.1 Internal ASIC PLL Power
The following guidelines are recommended to achieve desired ASIC performance relative to the internal PLL. The DLPC3478 contains two internal PLLs, which have dedicated analog supplies (VDD_PLLM, VSS_PLLM, VDD_PLLD, VSS_PLLD). As a minimum, VDD_PLLx power and VSS_PLLx ground pins must be isolated using a simple passive filter consisting of two series ferrites and two shunt capacitors (to widen the spectrum of noise absorption). It is recommended that one capacitor be a 0.1-µF capacitor and the other be a 0.01-µF capacitor. Place all four components as close to the ASIC as possible; however, it is especially important to keep the leads of the high-frequency capacitors as short as possible. Note that both capacitors must be connected across VDD_PLLM and VSS_PLLM / VDD_PLLD and VSS_PLLD respectfully on the ASIC side of the ferrites.

For the ferrite beads used, their respective characteristics should be as follows:
- DC resistance less than 0.40 Ω
- Impedance at 10 MHz equal to or greater than 180 Ω
- Impedance at 100 MHz equal to or greater than 600 Ω

The PCB layout is critical to PLL performance. It is vital that the quiet ground and power are treated like analog signals. Therefore, VDD_PLLM and VDD_PLLD must be a single trace from the DLPC3478 to both capacitors and then through the series ferrites to the power source. The power and ground traces should be as short as possible, parallel to each other, and as close as possible to each other.
4.3.1.2 I\(^2\)C Interface Performance

Both DLPC3478 I\(^2\)C interface ports support a 100-kHz baud rate. By definition, I\(^2\)C transactions operate at the speed of the slowest device on the bus, thus there is no requirement to match the speed grade of all devices in the system.

4.3.1.3 DMD Interface Considerations

The sub-LVDS HS interface waveform quality and timing on the DLPC3478 ASIC is dependent on the total length of the interconnect system, the spacing between traces, the characteristic impedance, etch losses, and how well matched the lengths are across the interface. Thus, ensuring positive timing margin requires attention to many factors.

As an example, DMD interface system timing margin can be calculated as follows:

\[
\text{Setup Margin} = (\text{DLPC3478 output setup}) - (\text{DMD input setup}) - (\text{PCB routing mismatch}) - (\text{PCB SI degradation})
\]

\[
\text{Hold-time Margin} = (\text{DLPC3478 output hold}) - (\text{DMD input hold}) - (\text{PCB routing mismatch}) - (\text{PCB SI degradation})
\]

where PCB SI degradation is signal integrity degradation due to PCB effects, which includes such things as simultaneously switching output (SSO) noise, crosstalk, and inter-symbol interference (ISI) noise.
DLPC3478 I/O timing parameters as well as DMD I/O timing parameters can be found in their corresponding data sheets. Similarly, PCB routing mismatch can be budgeted and met through controlled PCB routing. However, PCB SI degradation is a more complicated adjustment.

In an attempt to minimize the signal integrity analysis that would otherwise be required, the following PCB design guidelines are provided as a reference of an interconnect system that satisfy both waveform quality and timing requirements (accounting for both PCB routing mismatch and PCB SI degradation). Variation from these recommendations can also work, but must be confirmed with PCB signal integrity analysis or lab measurements.

---

**Figure 12. DMD Interface Board Stack-Up Details**

- **DMD_HS Differential Signals**
  - Height (H): 3
  - Height (H1): 1
  - Track Width (Wl): 3
  - Track Width (W): 3.5
  - Separation (S): 3
  - Thickness (T): 0.7
  - Dielectric Constant (Eε): 3.4
  - Differential Impedance: 90.74
  - Delay (ps/mil): 145.02

- **DMD_LS Signals**
  - Height (H): 3
  - Height (H1): 1
  - Track Width (Wl): 3
  - Track Width (W): 3.5
  - Thickness (T): 0.7
  - Dielectric Constant (Eε): 3.4
  - Impedance (Ω): 62.71
  - Delay (ps/mil): 146.08
4.3.1.4 General Handling Guidelines for Unused CMOS-Type Pins

To avoid potentially damaging current caused by floating CMOS input-only pins, TI recommends to tie unused ASIC input pins through a pullup resistor to their associated power supply or a pulldown resistor to ground. For ASIC inputs with internal pullup or pulldown resistors, do not add an external pullup or pulldown resistor unless specifically recommended.

NOTE: Internal pullup and pulldown resistors are weak and must not be expected to drive the external line. The DLPC3478 device implements very few internal resistors, and these are noted in the pin list. When external pullup or pulldown resistors are needed for pins that have built-in weak pullups or pulldowns, use the value 8 k\(\Omega\) (max).

Never tie unused output-only pins directly to power or ground. These pins can be left open.

When possible, TI recommends that unused bidirectional I/O pins be configured to their output state such that the pin can be left open. If this control is not available and the pins can become an input, then the pins must be pulled up (or pulled down) using an appropriate, dedicated resistor.

4.3.1.5 Maximum Pin-to-Pin, PCB Interconnects Etch Lengths

<table>
<thead>
<tr>
<th>DMD BUS SIGNAL</th>
<th>SIGNAL INTERCONNECT TOPOLOGY</th>
<th>SINGLE BOARD SIGNAL ROUTING LENGTH</th>
<th>MULTI-BOARD SIGNAL ROUTING LENGTH</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>DMD_HS_CLK_P</td>
<td>DMD_HS_CLK_N</td>
<td>6.0</td>
<td>See (3)</td>
<td>inch</td>
</tr>
<tr>
<td>DMD_HS_WDATA_A_P</td>
<td>DMD_HS_WDATA_A_N</td>
<td>6.0</td>
<td>152.4</td>
<td>inch</td>
</tr>
<tr>
<td>DMD_HS_WDATA_B_P</td>
<td>DMD_HS_WDATA_B_N</td>
<td>6.0</td>
<td>152.4</td>
<td>inch</td>
</tr>
<tr>
<td>DMD_HS_WDATA_C_P</td>
<td>DMD_HS_WDATA_C_N</td>
<td>6.0</td>
<td>See (3)</td>
<td>inch</td>
</tr>
<tr>
<td>DMD_HS_WDATA_D_P</td>
<td>DMD_HS_WDATA_D_N</td>
<td>6.0</td>
<td>See (3)</td>
<td>inch</td>
</tr>
<tr>
<td>DMD_HS_WDATA_E_P</td>
<td>DMD_HS_WDATA_E_N</td>
<td>6.0</td>
<td>See (3)</td>
<td>inch</td>
</tr>
<tr>
<td>DMD_HS_WDATA_F_P</td>
<td>DMD_HS_WDATA_F_N</td>
<td>6.0</td>
<td>See (3)</td>
<td>inch</td>
</tr>
<tr>
<td>DMD_HS_WDATA_G_P</td>
<td>DMD_HS_WDATA_G_N</td>
<td>6.0</td>
<td>See (3)</td>
<td>inch</td>
</tr>
<tr>
<td>DMD_HS_WDATA_H_P</td>
<td>DMD_HS_WDATA_H_N</td>
<td>6.0</td>
<td>See (3)</td>
<td>inch</td>
</tr>
<tr>
<td>DMD_LS_CLK</td>
<td>6.5</td>
<td>See (3)</td>
<td>inch</td>
<td>(mm)</td>
</tr>
<tr>
<td>DMD_LS_WDATA</td>
<td>6.5</td>
<td>See (3)</td>
<td>inch</td>
<td>(mm)</td>
</tr>
<tr>
<td>DMD_LS_RDATA</td>
<td>6.5</td>
<td>See (3)</td>
<td>inch</td>
<td>(mm)</td>
</tr>
<tr>
<td>DMD_DEN_ARSTZ</td>
<td>7.0</td>
<td>See (3)</td>
<td>inch</td>
<td>(mm)</td>
</tr>
</tbody>
</table>

(1) Max signal routing length includes escape routing.
(2) Multi-board DMD routing length is more restricted due to the impact of the connector.
(3) Due to board variations, these are impossible to define. Any board designs should SPICE simulate with the ASIC IBIS models to ensure single routing lengths do not exceed requirements.
Table 6. High Speed PCB Signal Routing Matching Requirements

<table>
<thead>
<tr>
<th>INTERFACE</th>
<th>SIGNAL GROUP</th>
<th>REFERENCE SIGNAL</th>
<th>MAX MISMATCH[^5]</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>DMD</td>
<td>DMD_HS_WDATA_A_P</td>
<td>DMD_HS_CLK_P</td>
<td>±1.0</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_HS_WDATA_A_N</td>
<td>DMD_HS_CLK_N</td>
<td>±1.0</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_HS_WDATA_B_P</td>
<td></td>
<td>±0.025</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_HS_WDATA_B_N</td>
<td></td>
<td>±0.025</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_HS_WDATA_C_P</td>
<td></td>
<td>±0.025</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_HS_WDATA_C_N</td>
<td></td>
<td>±0.025</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_HS_WDATA_D_P</td>
<td></td>
<td>±0.025</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_HS_WDATA_D_N</td>
<td></td>
<td>±0.025</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_HS_WDATA_E_P</td>
<td></td>
<td>±0.025</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_HS_WDATA_E_N</td>
<td></td>
<td>±0.025</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_HS_WDATA_F_P</td>
<td></td>
<td>±0.025</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_HS_WDATA_F_N</td>
<td></td>
<td>±0.025</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_HS_WDATA_G_P</td>
<td></td>
<td>±0.025</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_HS_WDATA_G_N</td>
<td></td>
<td>±0.025</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_HS_WDATA_H_P</td>
<td></td>
<td>±0.025</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_HS_WDATA_H_N</td>
<td></td>
<td>±0.025</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_HS_WDATA_x_P</td>
<td></td>
<td>±0.025</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_HS_WDATA_x_N</td>
<td></td>
<td>±0.025</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_HS_CLK_P</td>
<td>DMD_HS_CLK_N</td>
<td>±0.025</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_LS_WDATA</td>
<td>DMD_LS_CLK</td>
<td>±0.2</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_LS_RDATA</td>
<td></td>
<td>±5.08</td>
<td>inch  (mm)</td>
</tr>
<tr>
<td>DMD</td>
<td>DMD_DEN_ARSTZ</td>
<td>N/A</td>
<td>N/A</td>
<td>inch  (mm)</td>
</tr>
</tbody>
</table>

[^1]: These values apply to PCB routing only. They do not include any internal package routing mismatch associated with the DLPC3478 or the DMD.
[^2]: DMD HS data lines are differential, thus these specifications are pair-to-pair.
[^3]: Training is applied to DMD HS data lines, so defined matching requirements are slightly relaxed.
[^4]: DMD LS signals are single ended.
[^5]: Mismatch variance for a signal group is always with respect to reference signal.

4.3.1.6 **Number of Layer Changes**
- Single-ended signals: Minimize the number of layer changes.
- Differential signals: Individual differential pairs can be routed on different layers, but the signals of a given pair must not change layers.

4.3.1.7 **Stubs**
- Avoid stubs.

4.3.1.8 **Terminations**
- No external termination resistors are required on DMD_HS differential signals.
- The DMD_LS_CLK and DMD_LS_WDATA signal paths must include a 43-Ω series termination resistor located as close as possible to the corresponding ASIC pins.
- The DMD_LS_RDATA signal path must include a 43-Ω series termination resistor located as close as possible to the corresponding DMD pin.
- DMD_DEN_ARSTZ does not require a series resistor.

4.3.1.9 **Routing Vias**
- Minimize the number of vias on DMD_HS, DMD_LS_CLK, and DMD_LS_WDATA signals to not exceed two.
- Any and all vias on these signals must be located as close to the ASIC as possible.
4.3.2 DLPA2005 Layout Guidelines

4.3.2.1 Layout Guidelines

As for all chips with switching power supplies, the layout is an important step in the design, especially in the case of high peak currents and high switching frequencies. If the layout is not carefully done, the regulators could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current paths and for the power ground tracks. Input capacitors, output capacitors, and inductors should be placed as close as possible to the IC.

Figure 13 shows an example layout that has critical parts placed as close as possible to the pins they are connected to. Here are recommendations for the following components:

- **R1** is RLIM and is connected via a wide trace (low resistance) to the system ground. The analog ground at pin 5 should be star connected to the point where RLIM is connected to the system ground. Aim on a wide and low-ohmic trace as well, although this one is less critical (tens of mA).

- **L1** is the big inductor for the VLED that is connected via two wide traces to the pins.

- **C4** are the decoupling capacitors for the VLED and they are as close as possible placed to the part and directly connected to ground.

- **L3/C20** are components used for the VCORE BUCK. L3 is placed close to the pin and connected with a wide trace to the part. C20 is placed directly beside the inductor and connected to the PGND pin.

- **L2** This inductor is part of the DMD reset regulators and is also placed as close as possible to the DLPA2005 using wide PCB traces.

4.3.2.2 Layout Example

![Figure 13. Example Layout of DLPA2005](image-url)
4.3.2.3 Thermal Considerations

An important consequence of the efficiency numbers shown in Figure 14.

![Efficiency vs ILED](image)

**Figure 14. Measured Typical Power Converter Efficiency as a Function of ILED for Several Supply Voltages (V\text{OUT}_{\text{max}} = 4.8 \text{ V for Each Supply})**

is that it enables to perform DLPA2005 thermal calculations. Since the efficiency is not 100%, power is dissipated in the DLPA2005 chip. Due to that dissipation die temperature will rise. For reliability reasons it is good to aim for as low as possible die temperatures. Using a heat sink and airflow are efficient means to keep die temperature reasonably low. In cases that airflow and / or a heat sink are / is not feasible, the system designer should specifically pay attention to the thermal design. The die temperature for regular operation should remain below 120°C.

In the following an example is given of such a thermal calculation. The calculation starts with summarizing all blocks in the DLPA2005 that dissipate. Clearly, the buck-boost converter supplying the LED power is the main source of dissipation. For illustrating purposes here we assume this buck-boost converter to be the only block that dissipates significantly. For the example assume: V\text{OUT}=4.8 \text{ V (for all three LEDs), IOUT}=2.4 \text{ A and VIN}=5 \text{ V. From Figure 14 it can be derived that the related efficiency equals about n}_{\text{eff}}=88\%.

The power dissipated by the DLPA2005 is then given by:

\[ P_{\text{Diss}} = P_{\text{IN}} - P_{\text{OUT}} = P_{\text{OUT}} \left( \frac{100\%}{\eta_{\text{eff}}} - 1 \right) = 4.8 \text{V} \cdot 2.4 \text{A} \cdot \left( \frac{100\%}{88\%} - 1 \right) = 1.6 \text{W} \]

The rise of die temperature due to this power dissipation can be calculated using the thermal resistance from junction to ambient, MJ\text{A}=27.9°C/W. This calculation yields:
\[ T_{\text{JUNCTION}} = T_{\text{AMBIENT}} + P_{\text{DSS}} \cdot \theta_{JA} = 25^\circ C + 1.6W \cdot 27.9^\circ C / W = 69.6^\circ C \]

It is also possible to calculate the maximum allowable ambient temperature to prevent surpassing the maximum die temperature. Assume again the dissipation of \( P_{\text{DSS}}=1.6W \). The maximum ambient temperature that is allowed is then given by:

\[ T_{\text{AMBIENT\,max}} = T_{\text{JUNCTION\,max}} - P_{\text{DSS}} \cdot \theta_{JA} = 120^\circ C - 1.6W \cdot 27.9^\circ C / W = 75.4^\circ C \]

It is again stressed here that for proper calculations the total power dissipation of the PAD2005 should be taken into account. On top of that, if components that are close to the PAD2005 also dissipate a significant amount of power, the (local) ambient temperature can be higher than the ambient temperature of the system.

If calculations show that the die temperature will surpass the maximum specified value, two basic options exist:

- Adding a heat sink with or without airflow. This will reduce \( \theta_{JA} \) yielding lower die temperature.
- Lowering the dissipation in the PAD2005 implying lowering the maximum allowable LED current.
4.3.3  DMD Flex Cable Interface Layout Guidelines

There are no specific layout guidelines for the DMD as typically DMD is connected using a board-to-board connector with a flex cable. The flex cable provided the interface of data and control signals between the DLPC3478 controller and the DLP3010 DMD.

Follow these layout guidelines for the flex cable interface with the DMD:

- Match lengths for the LS_WDATA and LS_CLK signals.
- Minimize vias, layer changes, and turns for the HS bus signals. See Figure 15.
- Minimum of two 100-nF decoupling capacitor close to VBIAS. Capacitor C6 and C7 in Figure 15.
- Minimum of two 100-nF decoupling capacitor close to VRST. Capacitor C9 and C8 in Figure 15.
- Minimum of two 220-nF decoupling capacitor close to VOFS. Capacitor C5 and C4 in Figure 15.
- Minimum of four 100-nF decoupling capacitor close to Vcci and Vcc. Capacitor C1, C2, C3, and C10 in Figure 15.

![Figure 15. Power Supply Connections](image)

4.3.4  Layout Prints

To download the layer plots, see the design files at TIDA-080003.

4.4  Cadence Project

To download the Cadence project files, see the design files at TIDA-080003.

4.5  Gerber Files

To download the Gerber files, see the design files at TIDA-080003.

4.6  Assembly Drawings

To download the assembly drawings, see the design files at TIDA-080003.

5  Software Files

To download the software files, see the design files at DLP3010EVM-LC.
6 Related Documentation

1. Texas Instruments, DLP3010 Light Control EVM User's Guide
2. Texas Instruments, DLPC3478 Display and Light Controller Data Sheet
3. Texas Instruments, DLP3010 (0.3 720p DMD) Data Sheet
4. Texas Instruments, DLPA2005 PMIC and LED/Lamp Driver IC Data Sheet

6.1 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated