Abstract—Heat generated in microelectronic devices as a result of dissipated power is a major issue in power electronics applications resulting in elevated application PC board temperatures. In order to minimize the downward heat transfer to the application board an efficient method enabling the upward flow of heat from the silicon die to the top of the microelectronic package and subsequently transferred to the environment via forced convection needs to be employed [1]. The problem is that most of the current packaging technologies have a very poor junction-to-top thermal resistance so it is very difficult to have a substantial portion of the heat flowing to the top of the device [2]. In this paper we present a novel power package design that enables heat conduction to the top surface of the microelectronic package through the use of a high thermal conductivity path which reduces by more than a factor of ten the junction-to-top thermal resistance compared to standard solutions. The thermal resistance junction-to-top is found to be as low as 1°C/W, which is comparable with thermal resistance junction to board. This allows for a significant portion of the dissipated energy in the die to be conducted to the topside of the package where natural or forced convection can transfer the heat to the air. We discuss the design, manufacturability, performance and reliability of the package as well as thermal measurements which demonstrates the ability of the package to dissipate the heat. We also compare this solution with existing solutions in the marketplace.

I. INTRODUCTION

Continuous integration of microelectronic devices and shrinkage in electronic board dimensions are driving power densities to levels that endanger the performance and reliability of the electronic systems. This increase in power dissipation density is particularly worse in power application boards. Engineers and System designers have to design solutions that maintain temperatures of key components under certain limits to ensure proper electrical performance and reliability. For example many computing applications have a strict rule of 100°C for the maximum temperature the board can reach in operation. One solution to this problem is to conduct the generated heat to the external environment via natural or forced convection, instead of conducting it to the board. Since the heat is generated internally in the microelectronic devices it is critical to have a package solution that allows the heat to be easily transferred to the ambient. A package technology, referred to as DUAL COOL™, was developed that allows standard QFN type of devices to achieve very low junction-to-top thermal resistance (Θj-t). In the first section the technology is described along with manufacturability aspects. In the second section the results of the thermal measurements of the package are shown and comparing the results with standard package solutions available in the marketplace.

II. TECHNOLOGY DESCRIPTION

Figure 1 shows a construction diagram of a device using a DUAL COOL™ technology. The backside electrode of the MOSFET die is attached to the leadframe of the package with solder and a copper clip is soldered to the topside electrode. In a standard QFN package the device is over molded with low thermal conductivity mold compound making the thermal resistance to the top of the device (Θj-t) high.

Figure 1: Construction diagram of a dual cool device

In this case the high thermal conductivity of the cooper leadframe will force most of the heat to be conducted downwards to the application board. The DUAL COOL™
technology consists of an exposed heat sink or heat slug connected to the clip providing for a low thermal resistance path for the heat to be conducted to the topside of the device. Using this technology thermal resistances to the top of the device ($\Theta_{j-t}$) are comparable to thermal resistance junction to case ($\Theta_{j-c}$), so similar amounts of heat can be dissipated to the environment provided an appropriate heat sink is attached to the top of the device as we show in Figure 3. The DUAL COOL™ devices are manufactured with same set of tools used for the standard QFN device (SO-8 footprint compatible) so no major changes are needed in the QFN production line to manufacture devices with DUAL COOL™ technology. Design consideration were taken into account for small non-coplanarities between the heat slug and the mold cavity producing mold flashes/ mold bleeds in the event the heat slug is not in full contact with the mold cavity. This was solved by tightening the height tolerances of the internal components of the device and controlling the bond line thickness of the die attach. In addition, a mechanical buffing step was added at the end of the process flow to eliminate residual mold compound flashes over the exposed heat sink. The product is fully qualified and passed Moisture Sensitivity Level 1 classification.

III. THERMAL PERFORMANCE

Figure 2 shows the thermal resistance junction to top for three 5x 6 mm QFN devices with the same silicon die but different constructions: a) the wire bond package has seven 8 mil Al wires connecting the drain to the pins b) the clip package used a 10 mil thick clip covering 70% of the die area to connect the drain with the external pins and c) the same clip package but in this case we used a dual cool technology.

![Figure 2: Thermal resistance junction-top vs power](image)

The results (Fig 2.) show a dramatic improvement when the DUAL COOL™ technology is used by reducing this thermal resistance by a factor of ten. The wire bond solution has the highest $\Theta_{j-t}$ (13 C/W) reflecting the poor capability the wires and the mold compound to conduct the heat to the top side. The clip package has a lower $\Theta_{j-t}$ (10.2 C/W) because the thick Cu clip on top of the die helps to conduct the heat to the topside. As expected the device that uses the DUAL COOL™ technology has the lowest thermal resistance junction-to-top of package ($\Theta_{j-t} = 1$ C/W) similar to the junction to case thermal resistance ($\Theta_{j-c}$) (exposed pad of the leadframe on the backside of the package).

To evaluate the system level impact of the DUAL COOL™ technology, simulations were performed using a model that considers the device mounted on a typical board and with a heat sink mounted on top of the device. To make the calculations, datasheet values for all the thermal resistances associated with the devices ($\Theta_{j-t}$ and $\Theta_{j-c}$) and standard values for thermal resistances board to air $\Theta_{B-A} = 7$°C/W and thermal resistance device top to air $\Theta_{T-A} = 2.5$°C/W were used.

![Fig 3: Thermal performance comparison for different packaging technologies](image)

Fig 3 shows the results of the simulation for different packaging technologies [3]. The plot shows the junction temperature as a function of the dissipated power. As you can see the improvement in thermal performance using the DUAL COOL™ technology is significant. For a typical power dissipation of 5 Watts the reduction in the junction temperature is 16 C or almost 25%. The DUAL COOL™ solution has excellent thermal characteristics because the power dissipated in the active device channel on the top side of the die is in close proximity to the Cu clip, so heat moving to the top side only needs to conduct through the Cu clip and heat slug.

To further demonstrate the effect of the DUAL COOL™ technology on the thermal performance of a device we performed an experiment with the objective of comparing a standard device with a device that uses the DUAL COOL™ technology. Two MOSFET transistors with the same die were packaged in a clip QFN 5x6 mm. Device “A” utilized the DUAL COOL™ technology while device “B” did not. This is the only difference between both devices. The devices were mounted to identical standard application boards and attached to heat sinks commonly used by in systems. The temperature of the junction was measured using an Analysis-Tech thermal measurement system that allows the junction temperature to be measured by using the forward diode voltage of the transistor as a thermometer (after a proper calibration). A thermal IR camera was also used to measure the external
Another way to take advantage of the DUAL COOL™ technology is to increase the current capability of the device keeping the same junction temperature. In Fig. 6 the results of such a condition are shown. The dissipated power $P_{\text{diss}}$ is adjusted for both systems until the same junction temperature was measured in both devices “A” and “B”. It can be seen that with the fan on, the current in device “A” can be increased up to a 30% and still have the same junction temperature as device “B”.

![Fig 4: Results of the experiment to compare the dual cool solution with the standard technology at system level.](image)

**IV. CONCLUSIONS**

An innovative and cost effective high power packaging technology that reduces the junction-to top thermal resistance to a level comparable to the thermal resistance junction to case has been presented.

Thermal measurements confirm the dramatic improvement in performance in comparison with standard wire bond and clip package technologies were shown. Systems level simulations that show the improvement from a real application point of view were also demonstrated. At the system design level the DUAL COOL™ technology can enable the following benefits:

1) Higher current densities for a given junction temperature.

2) Lower junction temperatures and lower PC board temperatures resulting in increased long term reliability.

**REFERENCES**


### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of third parties. Information about third-party products or services that may be mentioned in TI literature is for example purposes only. TI makes no representation or warranty that such information is accurate or complete.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are neither designed nor intended for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers amplifier.ti.com</td>
<td>Audio <a href="http://www.ti.com/audio">www.ti.com/audio</a></td>
</tr>
<tr>
<td>Data Converters dataconverter.ti.com</td>
<td>Automotive <a href="http://www.ti.com/automotive">www.ti.com/automotive</a></td>
</tr>
<tr>
<td>DLP® Products <a href="http://www.dlp.com">www.dlp.com</a></td>
<td>Communications and Telecom <a href="http://www.ti.com/communications">www.ti.com/communications</a></td>
</tr>
<tr>
<td>DSP dsp.ti.com</td>
<td>Computers and Peripherals <a href="http://www.ti.com/computers">www.ti.com/computers</a></td>
</tr>
<tr>
<td>Interface interface.ti.com</td>
<td>Energy <a href="http://www.ti.com/energy">www.ti.com/energy</a></td>
</tr>
<tr>
<td>Logic logic.ti.com</td>
<td>Industrial <a href="http://www.ti.com/industrial">www.ti.com/industrial</a></td>
</tr>
<tr>
<td>Power Mgmt power.ti.com</td>
<td>Medical <a href="http://www.ti.com/medical">www.ti.com/medical</a></td>
</tr>
<tr>
<td>RF/IF and ZigBee® Solutions <a href="http://www.ti.com/lprf">www.ti.com/lprf</a></td>
<td>Video and Imaging <a href="http://www.ti.com/video">www.ti.com/video</a></td>
</tr>
<tr>
<td></td>
<td>Wireless <a href="http://www.ti.com/wireless-apps">www.ti.com/wireless-apps</a></td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2010, Texas Instruments Incorporated