Application-relevant Qualification of Emerging Semiconductor Power Devices

Presenter: Sandeep Bahl,
GaN Reliability, Devices & Modeling Manager
High Voltage Power Solutions,
Texas Instruments

Presented at the Applied Power Electronics Conference (APEC), Industry session IS04, March 22nd, 2016
Motivation

• The power electronics industry is conservative, and customers need to be convinced of good reliability with low probability of field-returns.

• Customers are not convinced that existing qualification standards for silicon assure the above for emerging technologies.

• Traditional qualification does not consider the switching conditions of power management, which is a major gap.

• The goal is to build awareness of the above and encourage industry collaboration on qualification methodology.

• Establishing credible methodology will address customer worries of reliability. This is essential for widespread adoption, benefiting the entire industry.
What does JEDEC Qual mean for Si?

1. Parts were tested for an accelerated 10-years at maximum bias$^1$
   - 1000h at Tj=125C → 9 yrs. at Tj=55C ($E_A=0.7$ eV)
   - Typically biased at 80% of min. BV, e.g. 480V for a discrete 600V part$^2$. The 80% criteria is common practice for discretes.

2. Testing is representative of actual-usage
   - Traditional testing may not represent actual-use conditions, but confidence has been built as a result of extensive experience

3. There will not be many field-returns.
   - Zero fails/231 parts (3x77) gives LTPD* = 1
   - LTPD=1 means that if you sell a million parts, you can be 90% confident that you will get less than 10,000 fails in 9 yrs.
   - 0/231 also gives a maximum FIT rate of 50.8, i.e. less than 4450 fails in 10 yrs from a million parts (60% confidence)
   - For mature technologies, pooling the statistics from multiple qualification runs allows for lower FIT rate and LTPD projections.

*LTPD=Lot Tolerant Percent Defective

1. JEDEC standards JESD47. The non-accelerated stress time actually extrapolates to 9 yrs.
2. Current documentation (AEC-Q101, Rev D1, 2013) specifies qualification at the maximum rated DC reverse voltage. An 80% criteria exists in historical documentation (AEC-Q101, Rev C)
What does JEDEC qual mean for an emerging power technology?

1. How long is the device qualified for?
   - Use junction temperature is > 55C, typically 100C (even for Si)
   - $E_A$/acceleration/root causes may not be established
     - 1000h at $T_j=150C \rightarrow 1.5$ yrs. at $T_j=100C$ ($E_A=0.7$ eV)
     - Need $E_A$ of at least 1.19 eV to extrapolate to 9 yrs*.

2. Is testing representative of actual-usage?
   - No, because traditional qualification testing does not consider the switching conditions of power management.
     → In particular, “qual” does not have a hard-switching test

3. Will there be many field-returns?
   - How would one establish this, since JEDEC testing is not representative of actual usage?
     → Need to collect large numbers of actual-use device hours

*the reader will realize that these calculations also apply to power Si devices
Standard qualification tests (\textquotedblleft qual\textquotedblright)

The above device qualification tests are typically not representative of power management switching conditions.

<table>
<thead>
<tr>
<th>Type</th>
<th>Test</th>
<th>Description</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td>HTRB*</td>
<td>High Temperature Reverse Bias</td>
<td>1000h</td>
</tr>
<tr>
<td></td>
<td>HTGB*</td>
<td>High Temperature Gate Bias</td>
<td>1000h</td>
</tr>
<tr>
<td></td>
<td>HTOL</td>
<td>High Temperature Operating Life</td>
<td>1000h</td>
</tr>
<tr>
<td></td>
<td>LU</td>
<td>Latch-up</td>
<td>(per JESD78)</td>
</tr>
<tr>
<td></td>
<td>ED</td>
<td>Electrical Characterization.</td>
<td>Datasheet</td>
</tr>
<tr>
<td>Package</td>
<td>IOL*</td>
<td>Intermittent operating life</td>
<td>15k cycles</td>
</tr>
<tr>
<td></td>
<td>AC</td>
<td>Unbiased autoclave 121C/100%RH</td>
<td>96 Hours</td>
</tr>
<tr>
<td></td>
<td>HAST</td>
<td>Biased HAST, 130C/85%RH</td>
<td>96 Hours</td>
</tr>
<tr>
<td></td>
<td>HTS</td>
<td>High Temperature Storage</td>
<td>150C/1000h</td>
</tr>
<tr>
<td></td>
<td>TC</td>
<td>Temperature Cycle, -65/150C</td>
<td>500 Cycles</td>
</tr>
<tr>
<td>ESD</td>
<td>HBM</td>
<td>ESD - Human Body Model</td>
<td>1000V</td>
</tr>
<tr>
<td></td>
<td>CDM</td>
<td>ESD - Charged Device Model</td>
<td>250V</td>
</tr>
</tbody>
</table>

*for discrete devices

Static stress
Dynamic or static stress

The above device qualification tests are typically not representative of power management switching conditions.
New technology qualification methodology

Established framework for Si qualification and reliability

New technology extension – failure modes, lifetime

Actual-use condition for power management

Failure modes, lifetime extrapolation

e.g. JESD47, AEC-Q100, Q101

Based upon methodology in e.g. JESD22-A108D and JEP122G

JESD94B: Application-specific qualification using knowledge-based test methodology

JESD 226: An application relevant example: RF bias life stress (RFBL) for power amplifier modules

Is there a fundamental stress for power management applications?
Hard-switching is fundamental to power management

Boost converter

Bridgeless PFC

Buck converter

Inverter

This makes it possible to think in terms of a standard test vehicle
Risk assessment

Goal: full coverage without duplicating tests

Index:
Green: Covered or regarded as low risk
Red: High risk.

<table>
<thead>
<tr>
<th>Hard Switching operation</th>
<th>Risk</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device off with high drain bias</td>
<td>Green</td>
</tr>
<tr>
<td>Device on with high gate bias</td>
<td>Green</td>
</tr>
<tr>
<td>Third quadrant operation</td>
<td>Green</td>
</tr>
<tr>
<td>Switching transitions</td>
<td>Red</td>
</tr>
</tbody>
</table>

Soft-switching operation | Green |
Hard-switching is stressful for the device

e.g. boost converter

The FET is subject to repetitive hot-carrier stress, SOA boundaries, and high slew-rates.
What makes application-relevant qualification feasible

• It is the focusing of a class of product-use conditions to a simple switching test that can be run at device level in a test vehicle.

• It is in accordance with JEDEC recommendations, e.g. JESD94B “A test vehicle may be preferable since the actual product complexity may mask intrinsic failure mechanisms”

• A good test vehicle will be well-known, non-proprietary, and energy-efficient.

• Is there a good hard-switching test vehicle?
Double-pulse tester: a well-known circuit

Widely used for the characterization of semiconductor switching dynamics. The list below is from Google search plus a search of major conferences in 2015.

<table>
<thead>
<tr>
<th>Company/Institution</th>
<th>App notes using double-pulse tester:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Aalborg University</td>
<td>• Cree CPWR-AN09</td>
</tr>
<tr>
<td>APEI</td>
<td>• GaN Systems: CN001</td>
</tr>
<tr>
<td>Chinese Academy of Sciences</td>
<td>• GeneSiC: GA100SBJT12</td>
</tr>
<tr>
<td>Cree (Wolfspeed)</td>
<td>• Fairchild AN-9020</td>
</tr>
<tr>
<td>Danfoss Silicon Power GmbH</td>
<td></td>
</tr>
<tr>
<td>Fairchild</td>
<td></td>
</tr>
<tr>
<td>Ford Motor Company</td>
<td></td>
</tr>
<tr>
<td>Fraunhofer Institute</td>
<td></td>
</tr>
<tr>
<td>GaN Systems Inc.</td>
<td></td>
</tr>
<tr>
<td>General Electric</td>
<td></td>
</tr>
<tr>
<td>GeneSiC Semiconductor</td>
<td></td>
</tr>
<tr>
<td>Hella Corporate Center USA Inc.</td>
<td></td>
</tr>
<tr>
<td>Hong Kong University of Science and Tech.</td>
<td></td>
</tr>
<tr>
<td>Infineon Technologies</td>
<td></td>
</tr>
<tr>
<td>Kettering University</td>
<td></td>
</tr>
<tr>
<td>Mitsubishi Electric</td>
<td></td>
</tr>
<tr>
<td>Nanjing Institute of Technology</td>
<td></td>
</tr>
<tr>
<td>National Technical University of Athens</td>
<td></td>
</tr>
<tr>
<td>NC State University</td>
<td></td>
</tr>
<tr>
<td>North Carolina State University</td>
<td></td>
</tr>
<tr>
<td>Norwegian University of Science and Tech.</td>
<td></td>
</tr>
<tr>
<td>Panasonic</td>
<td></td>
</tr>
<tr>
<td>Princeton Power Systems</td>
<td></td>
</tr>
<tr>
<td>Robert Bosch LLC</td>
<td></td>
</tr>
<tr>
<td>SmartMotor AS</td>
<td></td>
</tr>
<tr>
<td>South China University of Technology</td>
<td></td>
</tr>
<tr>
<td>Technical University of Denmark</td>
<td></td>
</tr>
<tr>
<td>Technical University of Berlin</td>
<td></td>
</tr>
<tr>
<td>Texas Instruments</td>
<td></td>
</tr>
<tr>
<td>The Ohio State University</td>
<td></td>
</tr>
<tr>
<td>The University of Alabama</td>
<td></td>
</tr>
<tr>
<td>The University of Manchester</td>
<td></td>
</tr>
<tr>
<td>The University of Tennessee</td>
<td></td>
</tr>
<tr>
<td>Tsinghua University</td>
<td></td>
</tr>
<tr>
<td>United Silicon Carbide, Inc.,</td>
<td></td>
</tr>
<tr>
<td>University of Erlangen-Nuremberg</td>
<td></td>
</tr>
<tr>
<td>University of Parma</td>
<td></td>
</tr>
<tr>
<td>University of Stuttgart</td>
<td></td>
</tr>
<tr>
<td>University of Warwick</td>
<td></td>
</tr>
<tr>
<td>Virginia Tech</td>
<td></td>
</tr>
<tr>
<td>Zhejiang University</td>
<td></td>
</tr>
</tbody>
</table>
JEDEC-compliant* hard-switching test-vehicle

Double-pulse tester ≡ Boost converter with output tied to input

- Low-side only → no high-side drive complexity and failures*
- Stress individual devices → acceleration factors
- High-reliability SiC Schottky diode
- Short turn-on pulses save power

*From JESD94B—“A test vehicle may be preferable since the actual product complexity may mask intrinsic failure mechanisms”
Literature search for reliability cells

Panasonic reliability test circuit (double-pulse tester)

Kaneko et. al. ISPSD 2015

TI reliability test circuit (boost converter with output shorted to input)

S.R. Bahl, Reliability whitepaper downloadable from www.ti.com/GaN

The cells are equivalent

This means that two major companies independently
• Recognized the need for hard-switching testing
• came up with the same hard-switching reliability vehicle
Reliability cell provides application-relevant stress

- Reliability cell provides coverage for the application SOA
- Voltage acceleration provided by increasing the supply voltage
- Current acceleration provided by increasing the inductor current
- Other factors can also be accelerated, e.g. temperature, frequency

*boost converter locus is simulated, and reliability-cell locus is measured
Dynamic Rds-on measurement in GaN

- dRon increase is regarded as a key GaN challenge
- Electron trapping during off-pulses causes a memory effect that increases Rds-on at turn-on
- This causes lower efficiency and excessive self-heating
- dRon is difficult to measure due to quick recovery (charges de-trap)

Reliability cell is able to monitor dRon evolution in GaN, and to detect bad devices
SiC MOSFET gate overstress testing

SiC FET tested for 200 h at Inductor current=14 A, T=90°C Vds=80% of BV and $V_{g_{\text{max}}}$ of 5% above abs-max.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>delta</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_t$</td>
<td>115 mV</td>
</tr>
<tr>
<td>$I_{dss}$</td>
<td>0.21 uA</td>
</tr>
<tr>
<td>$R_{ds-on}$</td>
<td>0.5 (mΩ)</td>
</tr>
<tr>
<td>$I_{gf}$</td>
<td>17 uA</td>
</tr>
<tr>
<td>$I_{gr}$</td>
<td>1.9 uA</td>
</tr>
<tr>
<td>$V_{sd}$</td>
<td>40 mV</td>
</tr>
</tbody>
</table>

- $V_t$ was relatively unchanged even above abs-max.
- Main change was in gate current → Allows to study degradation modes
Summary

- Customers need to be assured that devices are reliable under actual-use conditions in order to design them into systems.
- Hard-switching is an important mission profile for power management, and is not covered by existing qualification (e.g. JEDEC 47). It needs to be done to ensure that there are no unknown failure modes.
- The well-known double-pulse tester is a good JEDEC compliant test vehicle for hard-switching. It can accelerate stress conditions, enabling determination of acceleration factors and lifetime extrapolation.
- It can excite technology specific degradation modes, e.g. dynamic Rds-on in GaN from hard switching, leakage from gate overstress in SiC.
- It is generic to all technologies, and has been used for testing GaN, SiC and Si.
- It can resolve the difficulty of application diversity, by shifting the focus from the application to the device.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to additional restrictions.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio
www.ti.com/audio
Amplifiers
amplifier.ti.com
Data Converters
dataconverter.ti.com
DLP® Products
www.dlp.com
DSP
dsp.ti.com
Clocks and Timers
www.ti.com/clocks
Interface
interface.ti.com
Logic
logic.ti.com
Power Mgmt
power.ti.com
Microcontrollers
microcontroller.ti.com
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.com/omap
Wireless Connectivity
www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation
www.ti.com/automotive
Communications and Telecom
www.ti.com/communications
Computers and Peripherals
www.ti.com/computers
Consumer Electronics
www.ti.com/consumer-apps
Energy and Lighting
www.ti.com/energy
Industrial
www.ti.com/industrial
Medical
www.ti.com/medical
Security
www.ti.com/security
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Video and Imaging
www.ti.com/video

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated