


### **Design Goals**

Input		Output		Supply		
V <sub>iMin</sub>	V <sub>iMax</sub>	V <sub>oMin</sub>	V <sub>oMax</sub>	V <sub>cc</sub>	V <sub>ee</sub>	V <sub>ref</sub>
±25 mV	±10 V	25 mV	10 V	15 V	–15 V	0 V

## **Design Description**

This absolute value circuit can turn alternating current (AC) signals to single polarity signals. This circuit functions with limited distortion for  $\pm 10$  V input signals at frequencies up to 50 kHz and for signals as small as  $\pm 25$  mV at frequencies up to 1 kHz.



### **Design Notes**

- 1. Be sure to select an op amp with sufficient bandwidth and a high slew rate.
- 2. For greater precision look for an op amp with low offset voltage, low noise, and low total harmonic distortion (THD).
- 3. The resistors were selected to be 0.1% tolerance to reduce gain error.
- 4. Selecting too large of a capacitor C<sub>1</sub> will cause large distortion on the transition edges when the input signal changes polarity. C<sub>1</sub> may not be required for all op amps.
- 5. Use a fast switching diode.



# **Design Steps**

- 1. Select gain resistors.
  - a. Gain for positive input signals.

$$\frac{V_0}{V_i} = 1\frac{V}{V}$$

b. Gain for negative input signals.

$$\frac{V_0}{V_i} = -\frac{R_2}{R_1} = -1\frac{V}{V}$$

2. Select  $R_1$  and  $R_2$  to reduce thermal noise and to minimize voltage drops due to the reverse leakage current of the diode. These resistors will appear as loads to  $U_1$  and  $U_2$  during negative input signals.

$$R_1=R_2=1 \ k\Omega$$

3.  $R_3$  biases the non-inverting node of  $U_2$  to GND during negative input signals. Select  $R_3$  to be the same value as  $R_1$  and  $R_2$ .  $U_1$  must be able to drive the  $R_3$  load during positive input signals.


$$R_3 = 1 k\Omega$$

4. Select C<sub>1</sub> based on the desired transient response. See the *Design Reference* section for more information.


$$C_1 = 47pF$$

# **Design Simulations**

# **Transient Simulation Results**



±10 V at 50 kHz Input



±25 mV at 1 kHz Input

Revision History www.ti.com

## **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC517.

See TIPD139, Prevision Full-Wave Rectifier, Dual-Supply.

### **Design Featured Op Amp**

TLV172				
V <sub>cc</sub>	4.5 V to 36 V			
V <sub>inCM</sub>	V <sub>ee</sub> to (V <sub>cc</sub> –2 V)			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	0.5 mV			
Iq	1.6 mA/Ch			
I <sub>b</sub>	10 pA			
UGBW	10 MHz			
SR	10 V/μs			
#Channels	1, 2, and 4			
TLV172				

# **Design Alternate Op Amp**

OPA197				
V <sub>cc</sub>	4.5 V to 36 V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	25 μV			
Iq	1 mA/Ch			
I <sub>b</sub>	5 pA			
UGBW	10 MHz			
SR	20 V/μs			
#Channels	1, 2, and 4			
OPA197				

# **Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from February 1, 2018 to February 1, 2019

**Page** 

Downscale the title and changed title role to 'Amplifiers'. Added link to circuit cookbook landing page and 

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated