



# User's Guide

2004

High Performance Analog/CDC

**SCAU**010

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated

#### **EVALUATION BOARD/KIT IMPORTANT NOTICE**

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:.

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety and environmental measures typically found in end products that incorporate such semiconductor components or circuit boards. This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives or other related directives.

Should this evaluation board/kit not meet the specifications indicated in the User's Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user **is not exclusive**.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

Please read the User's Guide and, specifically, the Warnings and Restrictions notice in the User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on TI's environmental and/or safety programs, please contact the TI application engineer or visit <u>www.ti.com/esh</u>.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

#### FCC WARNING

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end–product fit for general consumer use. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated

#### **EVM WARNINGS AND RESTRICTIONS**

It is important to operate this EVM within the input voltage range of 3 V and 6 V.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 45°C. The EVM is designed to operate properly with certain components above 60°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated



## CDCF5801 EVM

#### ABSTRACT

This user's guide explains how to use the EVM board for the CDCF5801 clock driver and to provide the guidelines for building a system. Please contact your local marketing or sales representative to request a CDCF5801 EVM.

#### Contents

1	Getting Started	. 2
	1.1 Power Supply Connection	
	1.2 Enabling the CDCF5801	
	1.3 Selecting the Proper Mode Through Jumper on the J9 (3X7) Header Pins	
	1.4 SMAs Labeled CLKOUT and CLKOUT (Output Pins)	
	1.4.1 Output Divider and Termination Circuitry	
	1.4.5 Coupling Capacitors	. 4
	1.4.3 Biasing and Termination Circuitry	
	1.5 SMAs Labeled REFCLK and REFCLK_TAP (Input Pins)	
	1.6 SMAs Labeled DLYCTRL and LEADLAG (Input Pins)	
	1.7 Selecting Signals for DLYCTRL and LEADLAG	
	1.8 Programming the CDCF5801 Using MSP430	
2	Conclusion	. 8
3	References	-
3		0

#### **List of Figures**

1	Board View and Connector Location	2
2	Output Configuration and Options	4
3	Input Configuration and Options	5
4	Setting LEADLAG and DLYCTRL Pins	6
5	Selecting Signals For DLYCTRL and LEADLAG	7
6	MSP430 Settings	8

#### **List of Tables**

Trademarks are the property of their respective owners.

## **1 Getting Started**

The EVM has self-explanatory labeling. All words in bold and in italics in this document are the actual labeling on the EVM. Clock inputs, outputs, and phase aligner inputs have been optimized to maintain  $50-\Omega$  transmission line characteristics impedance. The EVM can be used in many ways to provide single-ended or differential clocks for the receivers.




Figure 1. Board View and Connector Location

### 1.1 Power Supply Connection

Connect the power supply source to the banana plug labeled *VDD* and connect the ground of the power supply source to the *GND* (banana jack). There are plenty of decoupling capacitors and ferrite beads to isolate the device power pin of the PLL (VDDP) from the rest of the power pins.

For normal operation, connect a 3.3-V power supply to the **VDDREF** power pin. If a lower reference voltage (VDDREF/2) is required for the input clock, connect **VDDREF** to any value between 1.2 V and VDD.

#### 1.2 Enabling the CDCF5801

Connect the header pins labeled **STOPB** and **PWRDNB** to the VDD side of the **J9** to enable the output buffers and the device.

#### 1.3 Selecting the Proper Mode Through Jumper on the J9 (3X7) Header Pins

This device has a few different modes of operation. Use jumpers to connect *P0* header pin to GND and the *P1*, *P2*, *MULT0/DIV0*, and *MULT1/DIV* header pins to VDD or GND for the desired mode. The VDD side is connected to the main power supply through 10-k $\Omega$  resistors (*R17*, *R18*, *R19*, *R20*, *R21*, *R22*, and *R23*).

The main purpose of using the resistor is to limit the current into the pins.

Input-to-Output Ratio	. Frequency Frequency		Pre-D	ivider	Post Divider		der	Note		
					MULT0	MULT1	P0	P1	P2	
8	12.5	35	100	280	1	0	0	1	1	Normal Operation
4	12.5	39	50	156	1	0		1	0	
	25	70	100	280	1	1		1	1	
2	12.5	39	25	78	1	0		0	1	
	25	78	50	156	1	1		1	0	
	50	140	100	280	0	0		1	1	
1	25	78	25	78	1	1		0	1	
	50	156	50	156	0	0		1	0	
	100	240	100	240	0	1		1	1	
CLKOUT high impedance			х	Х	1	0	0	Special Mode of Operation		
CLKOUTB high impedance										
CLKOUT = high				x	Х		0	1		
CLKOUTB = high										
CLKOUT = P2				x	х		1	х		
CLKOUT = P2										

#### Table 1. Mode Selection

## 1.4 SMAs Labeled CLKOUT and CLKOUT (Output Pins)

The output pair is not true differential, but complementary. So, the outputs can be configured as any differential signal (signal swing and common-mode voltage) or single ended (out of 180 degree phase shift).




Figure 2. Output Configuration and Options

### 1.4.1 Output Divider and Termination Circuitry

R3, R7, R4, R11, R15, and R12 can be used to reduce the signal swing. R3 and R11 can be used as source termination for a single-ended signal (35  $\Omega$ ).

#### 1.4.2 Coupling Capacitors

C1 and C3: The purpose of having the coupling capacitors is to block the dc current and only pass the swing so that the CDCF5801 could be used to drive many different differential signaling levels such as HSTL, LVPECL, and LVDS, etc. This is recommended for driving the differential receiver input stage, assuming that the system user takes proper care to correctly bias the receiver input for the required switching level. These capacitors add no more than 1-ps to 3-ps peak-to-peak jitter.

To drive any LVTTL/LVCMOS device with CDCF5801, if dc termination is required or preferred, these capacitors need to be removed and make it short to maintain the LVTTL level.

#### 1.4.3 Biasing and Termination Circuitry

After the coupling capacitor, proper biasing must be necessary to meet the receiver's common-mode voltage requirement. Using pullup resistors (*R2* and *R9*) and pulldown resistors (*R6* and *R14*), proper biasing can be set and besides biasing, these resistors can terminate the trace properly.

## 1.5 SMAs Labeled *REFCLK* and *REFCLK\_TAP* (Input Pins)

The **REFCLK** SMA connector receives the clock signal, which can come from a number of different sources: signal generator, pulse generator, a system clock from another board, or an oscillator. The **REFCLK\_TAP** SMA provides the user a way to see with an oscilloscope the source clock coming into the EVM. If not used, the **REFCLK\_TAP** SMA must be terminated with a 50  $\Omega$  resistor (**R8**) for a clock generator.

If the input clock is already terminated by the system/driver clock, then *REFCLK\_TAP* needs to be left open. *C2* can be used as a coupling capacitor (currently shorted with 0- $\Omega$  resistor on EVM).

After coupling the capacitor, if the signal needs to be biased, a pullup resistor (*R5*) and a pulldown resistor (*R8*) can be used.

R1 along with the scope's 50  $\Omega$  can be used as a pulldown and R5 can be used as pullup, if biasing as well as REFCLK\_TAP is required.




Figure 3. Input Configuration and Options

### 1.6 SMA's Labeled *DLYCTRL* and *LEADLAG* (Input Pins)

These SMAs are used for the programmable delay and phase aligning features of the CDCF5801. Figure 4 represents the components starting from the SMA to the actual pin on the device (pin 6 and 7).




Figure 4. Setting LEADLAG and DLYCTRL Pins

R10, R16, R24, and R26 are used for two reasons, one for termination and second for dc biasing the respective pins at half the VCC. In the EVM, the four resistors are 100  $\Omega$  each and are used for biasing and termination.

C4 and C5 are used for dc blocking.

For the phase aligner and programmable functionality, the above configuration is recommended if termination and biasing are necessary.

J7 and J10 are the switches for selecting signal for LEADLAG and DLYCTRL pins.

### 1.7 Selecting Signals for DLYCTRL and LEADLAG

The EVM offers the options to receive the signals for the *DLYCTRL* and *LEADLAG* pins either from the input/output clock, *DLYCTRL* and *LEADLAG* labeled SMA or MSP430. *DLYCTRL* and *LEADLAG* can also be connected to GND or VDD through J7 and J10 switches. Place the jumper according to the requirement.




Figure 5. Selecting Signals For DLYCTRL and LEADLAG

### 1.8 Programming the CDCF5801 Using MSP430

The MSP430 is a simple u-controller, which generates clock pulses for the *DLYCTRL* pin and high or low for the *LEADLAG* pin.

The MSP430 generates either a 384-Hz or a 4-MHz clock using an external 8-MHz (*Y1*) crystal. Before sending the clock signal to the CDCF5801 (turning on SW2), short the path of *J7* and *J10* using jumpers.

The programming of the MSP430 is done by setting **SW1**; when the switch is on, the pin is connected to ground.

Dip Switch SW1 Pin	Function	Pins Affected (CDCF5801)
5	OFF = continuous; ON = discrete	DLYCTRL
4	OFF = 4 MHz; ON = 384 Hz	DLYCTRL
3	OFF = Low; ON = High	LEADLAG

NOTE: ON/OFF referred to in the following tables are related to SW1.

Dip Switch SW1 Pin	2	1	Number of Clocks Generated
Function	OFF	OFF	3168
	ON	OFF	792
	OFF	ON	396
	ON	ON	10

NOTE: Turn off SW2 before changing SW1 setting.