

Current Feedback

Amplifier Analysis and Compensation

Application Report

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: [Standard Terms and Conditions of Sale for Semiconductor Products](http://www.ti.com/sc/docs/stdterms.htm). www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Contents

1	Introduction	1
2	CFA Model	1
3	Development of the Stability Equation	2
4	Noninverting CFA	3
5	Inverting CFA	4
6	Stability Analysis	6
7	Selection of the Feedback Resistor	8
8	Stability and Input Capacitance	9
9	Stability and Feedback Capacitance	10
10	Compensation of C_F and C_G	11
11	CFAs Versus VFAs	12
12	Summary	13

List of Figures

1.	Current Feedback Amplifier Model	2
2.	Stability Analysis Circuit	2
3.	Stability Analysis Schematic	2
4.	Noninverting CFA	3
5.	Inverting CFA	5
6.	Bode Plot of Stability Equation	7
7.	Plot of CFA R_F , G , and BW	9
8.	Effects of Stray Capacitance on CFAs	10
9.	Bode Plot of CFA with Feedback Capacitor	11

List of Tables

1	Tabulation of Pertinent VFA and CFA Equations	12
---	---	----

Current Feedback Amplifier Analysis and Compensation

Ron Mancini

ABSTRACT

Current-feedback amplifiers have ideal closed-loop gain equations identical to voltage-feedback amplifiers, but the similarity ends there. The detailed gain equations for the current feedback amplifier are developed here for the inverting and noninverting circuits. This paper goes beyond the gain analysis as it develops the stability criteria and discusses compensation.

1 Introduction

Current-feedback amplifiers (CFA) do not have the traditional differential amplifier input structure, thus, they sacrifice the parameter matching inherent to that structure. The CFA circuit configuration prevents them from obtaining the precision of voltage-feedback amplifiers (VFA), but the circuit configuration that sacrifices precision results in increased bandwidth and slew rate. The higher bandwidth is relatively independent of closed-loop gain, so the constant gain-bandwidth restriction applied to VFAs is removed for CFAs. The slew rate of CFAs is much improved from their counterpart VFAs because their structure enables the output stage to supply slewing current until the output reaches its final value. In general, VFAs are used for precision and general purpose applications, while CFAs are restricted to high frequency applications above 100 MHz.

Although CFAs do not have the precision of their VFA counterparts, they are precise enough to be dc-coupled in video applications where dynamic range requirements are not severe. CFAs, unlike previous generation high-frequency amplifiers, have eliminated the ac-coupling requirement; they are usually dc-coupled while they operate in the GHz range. CFAs have much faster slew rates than VFAs, so they have faster rise/fall times and less intermodulation distortion.

This application note assumes that the reader is familiar with feedback electronics and VFAs. Refer to Texas Instruments application note SLVA058 for basic feedback analysis tools. Texas Instruments application note SLOA020 covers VFA stability and theory.

2 CFA Model

The CFA model is shown in Figure 1. The noninverting input of a CFA connects to the input of a buffer (input buffer), so it has a very high impedance similar to a bipolar transistor VFA input. The inverting input connects to the input buffer's output, so the inverting input impedance is very low. Z_B models the input buffer's output impedance, and it is usually less than 50 Ω . The buffer gain (G_B) is as close to one as IC design methods can achieve, so it is neglected in the calculations.




Figure 1. Current Feedback Amplifier Model

The output buffer provides a low output impedance for the amplifier. Again, the output-buffer gain (G_{OUT}) is very close to one, so it is neglected in this analysis. The output impedance of the output buffer can be ignored except when driving very low impedance or capacitive loads. The input buffer's output impedance can not be ignored because it affects stability at high frequencies.

The current-controlled current source (Z_I) is a transimpedance. The transimpedance in a CFA serves the same function as the gain in a VFA; it is the parameter that makes the performance of the op amp dependent only on the passive parameter values. Usually the transimpedance is very high, in the megohm range, so the CFA obtains accuracy by closing a feedback loop in a manner similar to the VFA.

3 Development of the Stability Equation

The stability equation is developed with the aid of Figure 2. Remember, stability is independent of the input, and stability depends solely on the loop gain ($A\beta$). The stability equation is developed by breaking the loop at point X, inserting a test signal (V_{TI}), and calculating the return signal (V_{TO}). The circuit shown in Figure 3 has the model substituted for the CFA symbol. The input-buffer gain, the output-buffer gain, and output-buffer output impedance have been left out of the circuit to simplify calculations. This approximation is valid for almost all applications.




Figure 2. Stability Analysis Circuit




Figure 3. Stability Analysis Schematic

The transfer equation is given in equation 1, and Kirchoff's law is used to write equations 2 and 3.

$$V_{TO} = I_1 Z \quad (1)$$

$$V_{TI} = I_2 (Z_F + Z_G \parallel Z_B) \quad (2)$$

$$I_2 (Z_G \parallel Z_B) = I_1 Z_B \quad (3)$$

Equations 2 and 3 are combined to yield equation 4.

$$V_{TI} = I_1 (Z_F + Z_G \parallel Z_B) \left(1 + \frac{Z_B}{Z_G} \right) = I_1 Z_F \left(1 + \frac{Z_B}{Z_F \parallel Z_G} \right) \quad (4)$$

Dividing equation 1 by equation 4 yields equation 5, which is the open-loop transfer equation. This equation is commonly known as the loop gain.

$$A\beta = \frac{V_{TO}}{V_{TI}} = \frac{Z}{\left(Z_F \left(1 + \frac{Z_B}{Z_F \parallel Z_G} \right) \right)} \quad (5)$$

4 Noninverting CFA

The closed-loop gain equation for the noninverting CFA is developed with the aid of Figure 4 where external gain setting resistors have been added. The buffers are shown in Figure 4, but because their gains equal one and they are included in the feedback loop, they do not enter into the calculations.




Figure 4. Noninverting CFA

Equation 6 is the transfer equation, equation 7 is the current equation at the inverting node, and equation 8 is the input-loop equation. These equations are combined to yield equation 9, the closed-loop gain equation.

$$V_{OUT} = IZ \quad (6)$$

$$I = \left(\frac{V_A}{Z_G} \right) - \left(\frac{V_{OUT} - V_A}{Z_F} \right) \quad (7)$$

$$V_A = V_{IN} - IZ_B \quad (8)$$

$$\frac{V_{OUT}}{V_{IN}} = \frac{\frac{Z\left(1 + \frac{Z_F}{Z_G}\right)}{Z_F\left(1 + \frac{Z_B}{Z_F \parallel Z_G}\right)}}{1 + \frac{Z}{Z_F\left(1 + \frac{Z_B}{A_F \parallel Z_G}\right)}} \quad (9)$$

When the input buffer output impedance (Z_B) approaches zero, equation 9 reduces to equation 10.

$$\frac{V_{OUT}}{V_{IN}} = \frac{\frac{Z\left(1 + \frac{Z_F}{Z_G}\right)}{Z_F}}{1 + \frac{Z}{Z_F}} = \frac{1 + \frac{Z_F}{Z_G}}{1 + \frac{Z}{Z_F}} \quad (10)$$

When the transimpedance (Z), is very high the term Z_F/Z in equation 10 approaches zero, and equation 10 reduces to equation 11 which is the ideal closed-loop gain equation for the CFA. The ideal closed-loop gain equations for the noninverting CFA and VFA op amps are identical, and the degree to which they depart from ideal is dependent on the validity of the assumptions. The VFA has one assumption: the direct gain is very high, while the CFA has two assumptions: the transimpedance is very high and the input buffer output impedance is very low. As would be expected, two assumptions are harder to meet than one; thus the CFA departs from the ideal more than the VFA does.

$$\frac{V_{OUT}}{V_{IN}} = 1 + \frac{Z_F}{Z_G} \quad (11)$$

5 Inverting CFA

The inverting CFA configuration is seldom used because the input impedance is very low ($Z_B \parallel Z_F + Z_G$). When Z_G is made dominant by selecting it as a high resistance value, it overrides the effect of Z_B . Z_F must also be selected as a high value to achieve at least unity gain. High values for Z_F result in poor bandwidth performance as seen in the next section. If Z_G is selected as a low value (Z_B) which is frequency sensitive, causes the gain to increase as frequency increases. These limitations restrict the applications of the inverting CFA.




Figure 5. Inverting CFA

The current equation for the input node is written as equation 12. Equation 13 defines the dummy variable (V_A) and equation 14 is the transfer equation for the CFA. These equations are combined and simplified leading to equation 15, which is the closed-loop gain equation for the inverting CFA.

$$I + \frac{V_{IN} - V_A}{Z_G} = \frac{V_A - V_{OUT}}{Z_F} \quad (12)$$

$$IZ_B = -V_A \quad (13)$$

$$IZ = V_{OUT} \quad (14)$$

$$\frac{V_{OUT}}{V_{IN}} = -\frac{\frac{Z}{Z_G \left(1 + \frac{Z_B}{Z_F \parallel Z_G}\right)}}{1 + \frac{Z}{Z_F \left(1 + \frac{Z_B}{Z_F \parallel Z_G}\right)}} \quad (15)$$

When Z_B approaches zero, equation 15 reduces to equation 16.

$$\frac{V_{OUT}}{V_{IN}} = -\frac{\frac{1}{Z_G}}{\frac{1}{Z} + \frac{1}{Z_F}} \quad (16)$$

When Z is very large, equation 16 becomes equation 17, which is the ideal closed-loop gain equation for the inverting CFA.

$$\frac{V_{OUT}}{V_{IN}} = -\frac{Z_F}{Z_G} \quad (17)$$

The ideal closed-loop gain equations for the inverting VFA and CFA op amps are identical. Both configurations have lower input impedance than the noninverting configuration has, but the VFA has one assumption while the CFA has two assumptions. Again, as was the case with the noninverting counterparts, the CFA is less ideal than the VFA because of the two assumptions. The zero Z_B assumption always breaks down in bipolar-junction transistors, as is shown later. The differential amplifier configuration is almost never used with CFAs because of the gross input impedance mismatch.

6 Stability Analysis

The stability equation is repeated as equation 18.

$$A\beta = \frac{V_{TO}}{V_{TI}} = \frac{Z}{\left(Z_F \left(1 + \frac{Z_B}{Z_F \parallel Z_G} \right) \right)} \quad (18)$$

Comparing equations 9 and 15 to equation 18 shows that the inverting and noninverting CFA op amps have identical stability equations. This is the expected result because stability of any feedback circuit is a function of the loop gain, and the input signals have no effect on stability. The two op amp parameters affecting stability are the transimpedance (Z) and the input buffer's output impedance (Z_B). The external components affecting stability are Z_G and Z_F . The external impedances are controlled by the designer, although stray capacitance, which is a part of the external impedance, sometimes appears uncontrollable. Stray capacitance is the primary cause of ringing and overshoot in CFAs. Z and Z_B are CFA op amp parameters, and they cannot be controlled by the circuit designer, so the designer must deal with them.

Prior to determining stability with a Bode plot, we take the log of equation 18, and plot the logs (equations 19 and 20) in Figure 6.

$$20\text{LOG}|A\beta| = 20\text{LOG}|Z| - 20\text{LOG} \left| Z_F \left(1 + \frac{Z_B}{Z_F \parallel Z_G} \right) \right| \quad (19)$$

$$\phi = \text{TANGET}^{-1}(A\beta) \quad (20)$$

The log plot, called a Bode plot, is named after H. W. Bode, who first developed it in the forties. It enables the designer to add and subtract components of the stability equation graphically.




Figure 6. Bode Plot of Stability Equation

The plot in Figure 6 assumes typical values for the parameters:

$$Z = \frac{1M\Omega}{(1 + \tau_1s)(1 + \tau_2s)} \quad (21)$$

$$Z_B = 70\Omega \quad (22)$$

$$Z_G = Z_F = 1k\Omega \quad (23)$$

The transimpedance has two poles, and the plot shows that the op amp will be unstable without the addition of external components because $20\text{LOG}|Z|$ crosses the 0-dB axis after the phase shift equals 180° . Z_F , Z_B , and Z_G reduce the loop gain to 61.1 dB, so the circuit is stable because it has a 60° phase margin. Notice that the parallel combination of Z_F and Z_G contribute little to the phase margin because Z_B is so small, so Z_B and Z_G have little effect on stability.

The manufacturer determines the optimum value of R_F during the characterization of the IC. Referring to Figure 6, it is seen that when R_F exceeds the optimum value recommended by the IC manufacturer, stability increases. The increased stability has a price called decreased bandwidth. Conversely, when R_F is less than the optimum value recommended by the IC manufacturer, stability decreases, and the circuit response to step inputs is overshoot or possibly ringing. Sometimes the overshoot associated with less than optimum R_F is tolerated because the bandwidth increases as R_F decreases. The peaked response associated with less than optimum values of R_F can be used to compensate for cable droop caused by cable capacitance.

When $Z_B = 0\Omega$ and $Z_F = R_F$ the loop gain equation is; $A\beta = Z/R_F$. Under these conditions, stability is determined by Z and Z_F , and a value of Z_F can always be found to stabilize the circuit. The transimpedance and feedback resistor have a major impact on stability, and the input buffer's output impedance has a minor effect on stability. Since Z_B increases with an increase in frequency, it tends to increase stability at higher frequencies. Equation 18 is rewritten as equation 24, but it has been manipulated so that the ideal closed-loop gain is readily apparent.

$$A\beta = \frac{Z}{Z_F + Z_B \left(1 + \frac{R_F}{R_G} \right)} \quad (24)$$

Z_B is important enough to warrant further investigation, so the equation for Z_B is given in equation 25.

$$Z_B \cong h_{ib} + \frac{R_B}{\beta_0 + 1} \left[\frac{1 + \frac{s\beta_0}{\omega_T}}{1 + \frac{s\beta_0}{(\beta_0 + 1)\omega_T}} \right] \quad (25)$$

At low frequencies $h_{ib} = 50 \Omega$ and $R_B/(\beta_0+1) = 25 \Omega$, so $Z_B = 75 \Omega$. Z_B varies in accordance with equation 25 at high frequencies. Also, the transistor parameters in equation 25 vary with transistor type; they are different for NPN and PNP transistors. Because Z_B is dependent on the output transistors being used, and this is a function of the quadrant the output signal is in, Z_B has an extremely wide variation. Z_B is a small factor in the equation, but it adds a lot of variability to the current feedback op amp.

7 Selection of the Feedback Resistor

The feedback resistor determines stability, and it has an effect on closed-loop bandwidth, so it must be selected very carefully. Most CFA IC manufacturers employ applications and product engineers who spend a great deal of time and effort selecting R_F . They measure each closed-loop gain with several different feedback resistor values to gather data. Then they pick a compromise value of R_F that yields stable operation with low peaking, and that value of R_F is recommended on the data sheet for that specific gain. This procedure is repeated for several different gains in anticipation of the various gains their customer applications require (often $G = 1, 2, \text{ or } 5$). When the value of R_F or the gain is changed from the values recommended on the data sheet, bandwidth and/or stability is affected.

When the circuit designer must select a different R_F value from that recommended on the data sheet he gets into stability or low-bandwidth problems. Lowering R_F decreases stability, and increasing R_F decreases bandwidth. What happens when the designer needs to operate at a gain not specified on the data sheet? The designer must select a new value of R_F for the new gain, but there is no guarantee that new value of R_F is an optimum value. One solution to the R_F selection problem is to assume that the loop gain, $A\beta$, is a linear function. Then the assumption can be made that $(A\beta)_1$ for a gain of one equals $(A\beta)_N$ for a gain of N , and that this is a linear relationship between stability and gain. Equations 26 and 27 are based on the linearity assumption.

$$\frac{Z}{Z_{F1} + Z_B \left(1 + \frac{Z_{F1}}{Z_{G1}} \right)} = \frac{Z}{Z_{FN} + Z_B \left(1 + \frac{Z_{FN}}{Z_{GN}} \right)} \quad (26)$$

$$Z_{FN} = Z_{F1} + Z_B \left(\left(1 + \frac{Z_{F1}}{Z_{G1}} \right) - \left(1 + \frac{Z_{FN}}{Z_{GN}} \right) \right) \quad (27)$$

Equation 27 leads one to believe that a new value for Z_F can easily be chosen for each new gain. This is not the case in the real world; the assumptions don't hold up well enough to rely on them. When you change to a new gain not specified on the data sheet, equation 27, at best, supplies a starting point for R_F , but you must test to determine the final value of R_F .

When the R_F value recommended on the data sheet can't be used, an alternate method of selecting a starting value for R_F is to use graphical techniques. The graph shown in Figure 7 is a plot of the typical 300-MHz CFA data given in Table 1.




Figure 7. Plot of CFA R_F , G , and BW

8 Stability and Input Capacitance

When stray capacitance forms on the inverting input node to ground, it causes the impedance Z_G to become reactive. The new impedance (Z_G) is given in equation 28, and equation 29 is the stability equation that describes the situation.

$$Z_G = \frac{R_G}{1 + R_G C_G s} \quad (28)$$

$$A\beta = \frac{Z}{Z_B + \frac{Z_F}{Z_G^2 + Z_B Z_G}} \quad (29)$$

$$A\beta = \frac{Z}{R_F \left(1 + \frac{R_B}{R_F \parallel R_G} \right) (1 + R_B \parallel R_F \parallel R_G C_G s)} \quad (30)$$

Equation 30 is the stability equation when Z_G consists of a resistor in parallel with stray capacitance between the inverting input node and ground. The stray capacitance, C_G , is a fixed value because it is dependent on the circuit layout. The pole created by the stray capacitance is dependent on R_B because it dominates R_F and R_G . R_B fluctuates with manufacturing tolerances, so the $R_B C_G$ pole placement is subject to IC manufacturing tolerances. As the $R_B C_G$ combination becomes larger, the pole moves towards the zero frequency axis, lowering the circuit stability. Eventually it interacts with the pole contained in Z , $1/\tau_2$, and instability results.

The effects of stray capacitance on CFA closed-loop performance are shown in Figure 8.




Figure 8. Effects of Stray Capacitance on CFAs

Notice that the introduction of C_G causes more than 3-dB peaking in the CFA frequency response plot, and it increases the bandwidth about 18 MHz. Two picofarads are not a lot of capacitance because a sloppy layout can easily add 4 or more picofarads to the circuit.

9 Stability and Feedback Capacitance

When a stray capacitor is formed across the feedback resistor, the feedback impedance is given in equation 31. Equation 32 gives the loop gain when a feedback capacitor has been added to the circuit.

$$Z_F = \frac{R_F}{1 + R_F C_F s} \tag{31}$$

$$A\beta = \frac{Z(1 + R_F C_F s)}{R_F \left(1 + \frac{R_B}{R_F \parallel R_G}\right) (1 + R_B \parallel R_F \parallel R_G C_F s)} \quad (32)$$

This loop-gain transfer function contains a pole and zero, thus, depending on the pole/zero placement, oscillation can result. The Bode plot for this case is shown in Figure 9. The original and composite curves cross the 0-dB axis with a slope of -40 dB/decade, so either curve can indicate instability. The composite curve crosses the 0-dB axis at a higher frequency than the original curve; hence, the stray capacitance has added more phase shift to the system. The composite curve is surely less stable than the original curve. Adding capacitance to the inverting input node or across the feedback resistor usually results in instability. R_B largely influences the location of the pole introduced by C_F , thus, here is another case where stray capacitance leads to instability.

Figure 9 shows that $C_F = 2$ pF adds about 4 dB of peaking to the frequency response plot. The bandwidth increases about 10 MHz because of the peaking. C_F and C_G are the major causes of overshoot, ringing, and oscillation in CFAs, and the circuit board layout must be carefully done to eliminate these stray capacitances.




Figure 9. Bode Plot of CFA with Feedback Capacitor

10 Compensation of C_F and C_G

When C_F and C_G both are present in the circuit, they may be adjusted to cancel each other out. The stability equation is equation 33.

$$A\beta = \frac{Z(1 + R_F C_F s)}{R_F \left(1 + \frac{R_B}{R_F \parallel R_G}\right) (R_B \parallel R_F \parallel R_G (C_F + C_G) s + 1)} \quad (33)$$

If the zero and pole in equation 33 cancel each other, the only poles remaining are in Z . Setting the pole and zero in equation 33 equal yields equation 34 after some algebraic manipulation.

$$R_F C_F = C_G (R_G \parallel R_B) \quad (34)$$

R_B dominates the parallel combination of R_B and R_G , so equation 34 is reduced to equation 35.

$$R_F C_F = R_B C_G \quad (35)$$

R_B is an IC parameter, so it is dependent on the IC process. R_B is an important IC parameter, but it is not important enough to be monitored as a control variable during the manufacturing process. R_B has widely spread, unspecified parameters, so depending on R_B for compensation is risky. Rather, the product design engineer assumes that the circuit will be stable for any reasonable value of R_B , and that the resulting frequency response peaking is acceptable.

11 CFAs Versus VFAs

The equations for the CFA and the VFA are given in Table 1. The closed-loop gain for both op amps is identical, but the remaining equations are different. This situation leads to the natural conclusion that ideal closed-loop performance is identical as long as the approximations remain true. The approximations are true for frequencies much lower than the advertised -3 -dB frequency, but they fall apart at the -3 -dB frequency. Both types of op amps have particular niche markets.

VFAs dominate the precision and low-voltage/low-power markets. VFAs dominate the precision market because their differential amplifier input structure enables them to employ matching to eliminate offset voltages and currents. VFAs dominate the low-voltage/power market because their circuit configuration enables them to operate in a rail-to-rail mode. VFAs have poor slew rate, and this limits their pulse handling capability.

CFAs have much higher bandwidth because they have much lower impedances in the inverting input circuit and the feedback circuit. The bandwidth stays high longer in CFAs; thus, a 50-MHz CFA is usable at much higher frequencies than a 50-MHz VFA. The CFA circuit topology enables them to supply slew current from the output structure, thus, they have much faster slew rates. The CFAs stability is determined by the value of the feedback resistor.

Table 1. Tabulation of Pertinent VFA and CFA Equations

CIRCUIT CONFIGURATION	CURRENT FEEDBACK AMPLIFIER	VOLTAGE FEEDBACK AMPLIFIER
NONINVERTING		
Direct gain	$\frac{Z(1 + Z_F/Z_G)}{Z_F(1 + Z_B/Z_F \parallel Z_G)}$	a
Loop gain	$Z/Z_F(1 + Z_B/Z_F \parallel Z_G)$	$aZ_F/(Z_G + Z_F)$
Closed-loop gain	$1 + Z_F/Z_G$	$1 + Z_F/Z_G$
INVERTING		
Direct gain	$\frac{Z}{Z_G(1 + Z_B/Z_F \parallel Z_G)}$	$aZ_F/(Z_F + Z_G)$
Loop gain	$Z/Z_F(1 + Z_B/Z_F \parallel Z_G)$	$aZ_G/(Z_G + Z_F)$
Closed-loop gain	Z_F/Z_G	Z_F/Z_G

12 Summary

The CFA is not limited by constant gain-bandwidth criteria, so the feedback resistor is adjusted for maximum performance. The stability is dependent on the feedback resistor; as R_F is decreased stability is decreased, and when R_F goes to zero, the circuit becomes unstable. As R_F is increased stability increases, but the bandwidth decreases.

The noninverting input impedance is very high, but the inverting input impedance is very low. This situation precludes CFAs from operation in the differential amplifier configuration. Stray capacitance on the inverting input node or across the feedback resistor always leads to peaking, usually to ringing, and sometimes to oscillations. A prudent circuit designer scans the PC board layout for stray capacitances and eliminates them. Breadboarding and lab testing are necessary with CFAs. The CFA performance can be improved immeasurably with a good layout, good decoupling capacitors, and low-inductance components.