

# TPS40000/1 Controller Enables High-Power Synchronous Step-Down Converter for Low-Logic Voltages, (PR071)

# Reference Design



# TPS40000/1 Controller Enables High-Power Synchronous Step-Down Converter for Low Voltages Logic, (PR071)

Mark Dennis

Power Supply Control Products

#### 1 Introduction

The TPS40000 and the TPS40001 are voltage-mode, synchronous buck PWM controllers that utilize TI's proprietary Predictive Gate Drive™ technology to wring maximum efficiency from step-down converters. This controller family provides a bootstrap charging circuit to allow the use of an N-channel MOSFET as the topside buck switch to reduce conduction losses and increase silicon device utilization. Predictive Gate Drive™ technology controls the delay from main switch turn-off to synchronous rectifier turn-on and also the delay from rectifier turn-off to main switch turn-on. This allows minimization of the losses in the MOSFET body diodes, both conduction and reverse recovery. This reference design provides details on a 10-A buck converter that converts 3.3 V down to a 1.2 V level utilizing either the TPS40000 or TPS40001 controller.

The specification for this board is as follows:

- $V_{IN} = 3.0 \text{ V to } 3.6 \text{ V}$
- V<sub>OLIT</sub> = 1.2 V
- I<sub>OUT</sub> = 10 A
- Efficiency = >90% with load from 1 A to 5 A
- Output voltage ripple < 2% VOLT</li>
- Power semiconductor devices: each MOSFET is a single SO-8 package




Figure 1. Application Diagram



# 2 Design Procedure

# 2.1 TPS4000X Family Device

The TPS4000X family of devices offers four selections to encompass the frequency and output current mode choices. The TPS4000/1 are selected for this high current application because the 300-kHz switching frequency will improve efficiency in this design. The TPS40002/3 are available for applications needing 600-kHz operation. The TPS4000X family also allows the user to select discontinuous current mode (DCM) operation or continuous current mode (CCM) operation at lighter loads. In this reference design the TPS40001 is selected to maintain continuous mode operation down to zero load. If desired, the TPS40000 can be installed to turn the synchronous MOSFET OFF when the controller senses the inductor current reaching zero, indicating the circuit is entering DCM operation.

#### 2.2 Inductance Value

The output inductor value is selected to set the ripple current to a value most suited to overall circuit functionality. An inductor selection that is too small leads to larger ripple current that increases RMS current losses in the inductor and MOSFETs also leads to more ripple voltage on the output. The inductor value is calculated by equation (1).

$$L_{MIN} = \frac{V_{OUT}}{F \times I_{RIPPLE}} \left( 1 - \frac{V_{OUT}}{V_{IN(max)}} \right)$$
 (1)

in which  $I_{RIPPLE}$  is chosen to be 20% of  $I_{OUT}$ , or 2.0 A. This calculates to a value of 1.5  $\mu$ H. A device with minimal resistance helps to reduce losses at the high current levels in this converter.

# 2.3 Input Capacitor Selection

Bulk input capacitor selection is based on allowable input voltage ripple and required RMS current carrying capability. In typical buck converter applications, the converter is fed from an upstream power converter with its own output capacitance. In this standalone converter, one or more capacitors are required to supply the current required during the top MOSFET ON-time while keeping ripple within acceptable limits. For this power level, input voltage ripple of 150 mV is reasonable, and the minimum capacitance is calculated as:

$$C = \frac{I \times \Delta t}{\Delta V} = \frac{10 \text{ A} \times 1.21 \mu \text{s}}{0.15 \text{ V}} = 80 \mu \text{F}$$
 (2)

In addition to this minimum capacitance requirement, the RMS current stresses must be considered. In this converter, the large duty cycle causes the input RMS current to be nearly as large as the output current, as shown in equation (3), which is a simplified formula for the RMS current for a trapezoidal current waveform.

$$I_{RMS} = I \times \sqrt{D}$$
 (3)

Additional terms for the ripple component of the current add only a few percent to the total RMS current, so that can be neglected. With  $V_{IN}=3.3\,\mathrm{V}$  and  $I_{OUT}=10\,\mathrm{A}$  the input RMS current is 6.3 A. To meet this initial requirement with small size and cost, a combination of capacitors is considered. To carry the high frequency ripple current, three 22- $\mu$ F, X5R ceramic capacitors are placed close to the power circuitry. Although these capacitors have an extremely small resistance the datasheet indicates that the part undergoes a 30°C temperature rise with 2 A<sub>RMS</sub> current at 500 kHz, and therefore more current capability is needed. Two 330- $\mu$ F POSCAPs with an RMS current capability of 4.4 A each is selected. For many embedded designs with capacitance present in the upstream converter these POSCAPs are not required.



## 2.4 Output Capacitor Selection

Selection of the output capacitor is based on many application variables, including function, cost, size, and availability. The minimum allowable output capacitance is determined by the amount of inductor ripple current and the allowable output ripple, as given in equation (4)

$$C_{OUT(min)} = \frac{I_{RIPPLE}}{8 \times f \times V_{RIPPLE}}$$
(4)

This gives  $C_{OUT(min)}$  to be 69  $\mu$ F for  $V_{RIPPLE}$  = 0.012 V. However, this only affects the capacitive component of the ripple voltage. In addition, the voltage component due to the capacitor ESR must be considered, as in equation (5).

$$C_{ESR} \le \frac{V_{RIPPLE}}{I_{RIPPLE}} \tag{5}$$

When using multiple large X5R ceramic capacitors the ESR contribution to ripple is often negligible. Four 22- $\mu$ F, 6.3-V, X5R capacitors are used in parallel.

## 2.5 MOSFET Selection

One constraint this design is the use of one SO-8 MOSFET in the upper switch device and one SO-8 in the lower synchronous rectifier location in the buck converter power stage. In this design, the Si4866DY serves well in both the top and bottom switch locations. This device provides a good compromise between moderately low gate charge for fast switching and a low  $R_{DS(on)}$  of around 8 m $\Omega$ .

#### 2.6 Short Circuit Protection

The TPS40003 implements short circuit protection by comparing the voltage across the topside MOSFET while it is ON to a voltage dropped from VDD by  $R_{LIM}$  due to an internal current source of 15  $\mu$ A inside pin 1. Due to tolerances in the current source and variations in the power MOSFET ON-voltage versus temperature, the short circuit level can protect against gross overcurrent conditions only, and should be set considerably higher than rated load. In this particular case,  $R_{LIM}$  is selected as

$$R_{LIM} = R1 = \frac{2 \times (I_{OUT}) \times R_{DS(on)}}{15 \,\mu A}$$
 (6)

For this design,  $R_{LIM}$  = 11 k $\Omega$ , and the factor of 2 in the equation accounts for the variations in component tolerances and output current ripple. The high currents that are switched under short circuit conditions may cause SW pin 8 to be driven below ground several volts, possibly injecting substrate current which can cause improper operation of the device. A 3.3- $\Omega$  resistor has been placed in series with this pin to limit its excursion to safe levels.

### 2.7 Compensation Design

The TPS40000 uses voltage mode control in conjunction with a high frequency error amplifier. The power circuit L-C double pole corner frequency  $f_C$  is located at 13.8 kHz. The output capacitor ESR zero is above 1.5 MHz and is thus not a real factor in loop compensation. The feedback compensation network is implemented to provide two zeroes and three poles. The first pole is placed at the origin to improve dc regulation.

The first zero is placed a little below f<sub>C</sub>, at 11.7 kHz,

$$f_{z1} = \frac{1}{2 \times \pi \times R_{16} \times C_{21}} \tag{7}$$



The second zero is placed near fc at 12.8kHz,

$$f_{z2} = \frac{1}{2 \times \pi \times (R_{12} + R_{14}) \times C_{15}}$$
 (8)

Since the ESR zero is at a very high frequency, it has a minimal impact on the selection of compensation components. This allows placement of the two poles around 325 kHz to allow maximum utilization of the high frequency error amplifier on board the TPS40001.

$$f_{p1} = \frac{1}{2 \times \pi \times R_{16} \times \left[ \frac{C_{21} \times C_{22}}{\left( C_{21} + C_{22} \right)} \right]}$$
(9)

and the second pole is placed at one-half the switching frequency,

$$f_{p2} = \frac{1}{2 \times \pi \times R_{12} \times C_{15}}$$
 (10)

The plot of gain and phase in Figure 2 shows a crossover frequency of 42 kHz and a phase margin of approximately 50 degrees.




Figure 2.

# 2.8 Snubber Component Selection

The switch node where Q1 and L1 come together is very noisy. An R-C network fitted between this node and ground can help reduce ringing and voltage overshoot on Q2. This ringing noise should be minimized to prevent it from confusing the control circuitry which is monitoring this node for current limit, Predictive Gate Drive<sup>TM</sup>, and DCM control functions.

As a starting point, the snubber capacitor, C16, is generally chosen to be 5–8 times larger than the parasitic capacitance at the node, which is primarily  $C_{OS}$  of Q2. Since  $C_{OS}$  is around 2800 pF for Q2 at 5 V, C8 is chosen to be 10 nF. R2 is empirically determined to be 2.2  $\Omega$ , which minimizes the ringing and overshoot at the switch node. With the relatively low input voltage of 5 V, the power loss,  $\frac{1}{2}$  CV<sup>2</sup>f, is relatively small at 37 mW.



# 3 PowerPAD Packaging

The TPS4000X family is available in the DGQ version of Tl's PowerPAD<sup>TM</sup> thermally enhanced package. In the PowerPAD<sup>TM</sup>, the integrated circuit die is attached to the leadframe die pad using a thermally conductive epoxy. The leadframe die pad is exposed on the bottom side of the package, and can be soldered to the PCB using standard solder flow techniques. This construction technique provides extremely low thermal resistance from the junction to the PCB ambient temperature.

The PowerPAD<sup>TM</sup> package helps to keep the junction temperature rise relatively low even with the power dissipation inherent in the onboard MOSFET drivers. This power loss is proportional to switching frequency, drive voltage, and the gate charge needed to enhance the N-channel MOSFETs. Effective heat removal allows the use of ultra small packaging while maintaining high component reliability.

To effectively remove heat from the PowerPAD<sup>TM</sup> package, a thermal land should be provided directly underneath the package. This thermal land usually has vias that help to spread heat to internal copper layers and/or the opposite side of the PCB. The vias should not have thermal reliefs that are often used on ground planes, because this reduces the copper area to transfer heat. Additionally, the vias should be small enough so that the holes are effectively plugged when plated. This prevents the solder from wicking away from the connection between the PCB surface and the bottom of the part. A typical construction utilizes two-five vias of 0.013" diameter plated with 1 ounce copper in the land under the TPS40003. A typical footprint pattern is shown in Figure 3, but it does not show the copper land which would encompass the vias above and below the device.




Figure 3. PCB Footprint

The Texas Instrument document, *PowerPAD<sup>TM</sup> Thermally Enhanced Package Application Report* (TI Literature Number SLMA002) should be consulted for more information on the PowerPAD<sup>TM</sup> package. This report offers in-depth information on the package, assembly and rework techniques, and illustrative examples of the thermal performance of the PowerPAD<sup>TM</sup> package.



# 4 Test Results/Performance Data

Typical efficiency curves are shown in Figure 4 for two input voltages.




Figure 5 shows the switch node of the converter at full load. This highlights the minimal diode conduction intervals possible with predictive gate drive technology.

#### **SWITCH NODE AT FULL LOAD**




Figure 5.



Figure 6 shows the stable transient response for a load step between 5 Amps and 10 Amps.

#### **OUTPUT TRANSIENT RESPONSE**




Figure 6.

Figure 7 shows the short circuit operation of the converter. Note that the burst of pulses occurs every 7.5 ms, so the input power during a hard fault is extremely low.

#### **SHORT CIRCUIT RESTART CYCLES, TP5**




Figure 7.



# 5 List of Material

Table 1. TPS40000/1 Evaluation Board List of Materials

	Reference	Qty	Description	Manufacturer	Part Number
Capacitor	C1, C2, C3, C13, C19, C20, C23	7	Ceramic, 22μF, 6.3V, X5R, 20%, 1210	Panasonic	ECJ-4YB0J226M
	C12, C24	2	POSCAP, 330 μF, 6.3 V, 10 mΩ, 20%, 7343 (D)	Sanyo	6TPD330M
	C14	1	Ceramic, 0.0047 µF, 50 V, X7R, 10%, 805	Vishay	VJ0805Y472KXAAT
	C15	1	Ceramic, 1200 pF, 50 V, X7R, 10%, 805	Panasonic	ECJ-2VB1H122K
	C16	1	Ceramic, 0.01 μF, 50 V, X7R, 10%, 805	Vishay	VJ0805Y103KXAAT
	C17, C18	2	Ceramic, 1 µF, 10 V, X5R, 10%, 805	Panasonic	ECJ-2YB1A105K
	C21	1	Ceramic, 0.0022 µF, 50 V, X7R, 10%, 805	Vishay	VJ0805Y222KXAAT
	C22	1	Ceramic, 82 pF, 50 V, NPO, 10%, 805	Vishay	VJ0805A820KXAAT
Terminal Block	J1, J2	2	4-pin, 15 A, 5.1 mm, 291126	OST	ED2227
Inductor	L2	1	SMT, 1.5 μH, 11A, 5.5 mΩ, 0.51 x 0.51	Vishay	IHLP-5050CE-01 1.5uH
MOSFET	Q1,Q2	2	N-channel, 12 V, 11 A, 8 mΩ, SO8	Siliconix	Si4866DY
Resistor	R1	1	Chip, 3.3 Ω, 1/10 W, 5%, 805	Std	Std
	R10, R11	2	Chip, 1.8 Ω, 1/10 W, 5%, 805	Std	Std
	R12	1	Chip, 392 Ω, 1/10 W, 1%, 805	Std	Std
	R13	1	Chip, 14 kΩ, 1/10 W, 1%, 805	Std	Std
	R14	1	Chip, 10 kΩ, 1/10 W, 1%, 805	Std	Std
	R15	1	Chip, 2.2 Ω, 1/10 W, 5%, 805	Std	Std
	R16	1	Chip, 6.19 kΩ, 1/10 W, 1%, 805	Std	Std
	R9	1	Chip, 11 kΩ, 1/10 W, 1%, 805	Std	Std
JACK	TP1, TP3, TP5	3	Test point, clr, red	Farnell	240-3xx
	TP2, TP4	2	Test point, clr, black	Farnell	240-3xx
Adaptor	TP6	1	3.5-mm probe clip ( or 131–5031–00), 72900	Tektronix	131-4244-00
IC	U1	1	Low input voltage mode, sync. buck controller, DGQ10	TI	TPS40001DGQ

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated