SCBS138D - MAY 1992 - REVISED JULY 1995

 State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation 	SN54LVT573 J OR W PACKAGE SN74LVT573 DB, DW, OR PW PACKAGE (TOP VIEW)
 Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC}) 	OE [] 1 20] V _{CC} 1D [] 2 19] 1Q 2D [] 3 18] 2Q
 Support Unregulated Battery Operation Down to 2.7 V 	3D [4 17] 3Q 4D [5 16] 4Q
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	5D [] 6 15]] 5Q 6D [] 7 14]] 6Q
 ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model 	7D [] 8 13] 7Q 8D [] 9 12] 8Q GND [] 10 11] LE

- (C = 200 pF, R = 0)Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) DIPs

	4 '	20	1,000
1D	2	19] 1Q
2D	2 3	18] 2Q
3D	4	17] 3Q
4D	5	16] 4Q
5D	6	15] 5Q
6D	7	14] 6Q
7D		13] 7Q
8D	9	12] 8Q
GND	10	11] LE
SN54LV		FK F VIEW)	PACKAGE
Ç	ם בׂ	що	J
		<u> </u>	-
Ĺ	3 2	1 20 1	9

9 10 11 12 13

3D 🛛 4

4D 🛛 5

5D 🛛 6

7D 🛛 8

∐ 7 6D

18 🛛 2Q

17 L 3Q

16 4Q

15 5Q

14

6Q

description

These octal latches are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The eight latches of the 'LVT573 are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT573 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT573 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT573 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





Copyright © 1995, Texas Instruments Incorporated

SCBS138D - MAY 1992 - REVISED JULY 1995

	FUNCTION TABLE (each latch)											
INPUTS OUTPUT												
OE	LE	Q										
L	Н	Н	Н									
L	н	L	L									
L	L	Q ₀										
Н	Х	Х	Z									

logic symbol[†]





logic diagram (positive logic)

To Seven Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I _O : SN54LVT573	96 mA
SN74LVT573	128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVT573	48 mA
SN74LVT573	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range, T _{stg}	. −65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



SN54LVT573, SN74LVT573 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS138D - MAY 1992 - REVISED JULY 1995

recommended operating conditions (see Note 4)

			SN54L	VT573	SN74L	VT573	
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
I _{OH}	High-level output current			-24		-32	mA
I _{OL}	Low-level output current			48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCBS138D - MAY 1992 - REVISED JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	_			SN	154LVT5	73	SN	74LVT57	73	
PARAMETER	Т	EST CONDITIONS		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
V _{IK}	V _{CC} = 2.7 V,	I _I = -18 mA				-1.2			-1.2	V
	$V_{CC} = MIN$ to MAX [‡] ,	I _{OH} = −100 μA		V _{CC} -0	.2		$V_{CC}-0.$	2		
M	V _{CC} = 2.7 V,	I _{OH} = – 8 mA		2.4			2.4			.,
V _{OH}		I _{OH} = – 24 mA		2						v
	$V_{CC} = 3 V$	I _{OH} = -32 mA					2			
	V 07V	I _{OL} = 100 μA				0.2			0.2	
	V _{CC} = 2.7 V	I _{OL} = 24 mA				0.5			0.5	
		I _{OL} = 16 mA				0.4			0.4	v
V _{OL}	V 0.V	I _{OL} = 32 mA				0.5			0.5	v
	$V_{CC} = 3 V$	I _{OL} = 48 mA				0.55				
		I _{OL} = 64 mA							0.55	
	$V_{CC} = 0$ or MAX [‡] ,	V _I = 5.5 V				50			10	
ų		$V_{I} = V_{CC}$ or GND	Control inputs			±1			±1	μA
	V _{CC} = 3.6 V	$V_I = V_{CC}$	Data increte			1			1	-
		V ₁ = 0	Data inputs			-5			-5	
I _{off}	$V_{CC} = 0,$	V_{I} or V_{O} = 0 to 4.5 V							±100	μA
		$V_{I} = 0.8 V$	Data innuta	75			75			
I _{I(hold)}	$V_{CC} = 3 V$	V ₁ = 2 V	Data inputs	-75			-75			μ A
I _{OZH}	$V_{CC} = 3.6 V,$	V _O = 3 V				1			1	μA
I _{OZL}	$V_{CC} = 3.6 V,$	V _O = 0.5 V				-1			-1	μA
			Outputs high		0.13	0.39		0.13	0.19	
Icc	V _{CC} = 3.6 V,	l _O = 0,	Outputs low		8.6	14		8.6	12	mA
	$V_I = V_{CC}$ or GND		Outputs disabled		0.13	0.39		0.13	0.19	117.
ΔI_{CC} §	$V_{CC} = 3 V \text{ to } 3.6 V,$ Other inputs at V_{CC} or	One input at V _{CC} – 0.6 r GND	6 V,			0.3			0.2	mA
Ci	$V_{I} = 3 V \text{ or } 0$				4			4		pF
Co	$V_{0} = 3 V \text{ or } 0$				8			8		pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}C$.

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54L	VT573			SN74L	VT573		
		V _{CC} = ± 0.	3.3 V 3 V	V _{CC} =	2.7 V	V _{CC} = ± 0.3	3.3 V 3 V	V _{CC} =	2.7 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high	3.3		3.3		3.3		3.3		ns
t _{su}	Setup time, data before LE \downarrow	1		0.9		0.7		0.6		ns
t _h	Hold time, data after LE \downarrow	1.8		2		1.6		1.8		ns



SCBS138D - MAY 1992 - REVISED JULY 1995


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN54L	VT573			SN	74LVT5	73																										
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.3		V _{CC} =	2.7 V		_{CC} = 3.3 ' ± 0.3 V	v	V _{CC} =	2.7 V	UNIT																								
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX																									
t _{PLH}	D	Q	0.5	4.7		4.9	1	2.5	4.2		4.7	20																								
t _{PHL}	D	9	0.5	4.9		5.4	1	2.7	4.3		5.2	ns																								
t _{PLH}		0	1	6		6.9	1.6	3.5	5.6		6.3																									
t _{PHL}	LE	Q	1.4	6.9		7.6	2.5	4.3	6.5		7.2	ns																								
t _{PZH}	ŌĒ	0	0.5	5.3		6.4	1	2.8	5.1		6.2																									
t _{PZL}	OE	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	0.7	5.7		7.2	1.3	3.3	5.5		6.6	ns
t _{PHZ}		Q	1.2	5.9		6.9	2	3.7	5.7		6.7	ns																								
t _{PLZ}	ŌĒ	Q	1	5.4		5.5	1.5	3	4.6		5.1	115																								

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.



SCBS138D - MAY 1992 - REVISED JULY 1995



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVT573DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT573	Samples
SN74LVT573PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LX573	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020




Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	0	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVT573PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Γ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	SN74LVT573PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type Pins		SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LVT573DW	DW	SOIC	20	25	507	12.83	5080	6.6

DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated