SCBS210C - JUNE 1992 - REVISED JANUARY 1997


- **Members of the Texas Instruments** Widebus™ Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- **UBT**™ (Universal Bus Transceiver) **Combines D-Type Latches and D-Type** Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, clocked, and clock-enabled modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable OEAB is active low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

SN54ABT16601 . . . WD PACKAGE SN74ABT16601...DGG OR DL PACKAGE (TOP VIEW)



Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16601 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16601 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.



SCBS210C - JUNE 1992 - REVISED JANUARY 1997

FUNCTION TABLE†


	I	NPUTS			OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	Α	В
Х	Н	Χ	Χ	Χ	Z
Х	L	Н	Χ	L	L
Х	L	Н	Χ	Н	Н
Н	L	L	Χ	Χ	в ₀ ‡
Н	L	L	Χ	Χ	в ₀ ‡ в ₀ ‡
L	L	L	\uparrow	L	L
L	L	L	\uparrow	Н	н
L	L	L	L	Χ	B ₀ ‡
L	L	L	Н	Х	В ₀ §

[†] A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

[‡] Output level before the indicated steady-state input conditions were established

[§] Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	0.5 V to 5.5 V
Current into any output in the low state, I _O : SN54ABT16601	96 mA
SN74ABT16601	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



SCBS210C - JUNE 1992 - REVISED JANUARY 1997

recommended operating conditions (see Note 3)

			SN54AB1	Г16601	SN74AB1	16601	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
٧ _I	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		– 55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAI	DAMETED	TEST COL	NDITIONS	Т	A = 25°C	;	SN54AB	Г16601	SN74AB1	Г16601	UNIT
PAI	RAMETER	TEST COI	NDITIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		
\ \/ a · ·		V _{CC} = 5 V,	IOH = -3 mA	3			3		3		V
VOH		V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				V
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2		
VOL		V _{CC} = 4.5 V	$I_{OL} = 48 \text{ mA}$			0.55		0.55			V
VOL		VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$			0.55*				0.55	V
V _{hys}	_				100						mV
1.	Control inputs	V _{CC} = 5.5 V,	V _I = V _{CC} or GND			±1		±1		±1	μΑ
li .	A or B ports	VCC = 3.5 V,	AL = ACC OLOUP			±20**		±100		±20	μΑ
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μА
IO [‡]		$V_{CC} = 5.5 \text{ V},$	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
IOZH§		$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V			10		10		10	μΑ
I _{OZL} §		$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V			-10		-10		-10	μΑ
		V _{CC} = 5.5 V,	Outputs high		1.9	3		2		3	
Icc	A or B ports	$I_{O} = 0$,	Outputs low		28	36		35		36	mA
		$V_I = V_{CC}$ or GND	Outputs disabled		1.6	3		2		3	
A1 ¶	_	V _{CC} = 5.5 V, One i	nput at 3.4 V,			50				50	μΑ
∆lcc¶		Other inputs at VC	C or GND					1.5			mA
Ci	Control inputs	$V_{ } = 2.5 \text{ V or } 0.5 \text{ V}$			3						pF
C _{io}	A or B ports	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$	/		9						pF

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



^{**} This limit applies only to the SN74ABT16601.

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[§] The parameters I_{OZH} and I_{OZL} include the input leakage current.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCBS210C - JUNE 1992 - REVISED JANUARY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN54AB1	Г16601	SN74AB1	Г16601	UNIT
				MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency			0	150	0	150	MHz
	Pulse duration		2.5		2.5		no	
t _w	Fuise duration	CLKAB or CLKBA high or low	CLKAB or CLKBA high or low					ns
		A before CLKAB↑ or B before CLKBA↑	4.6		4			
١.	Cotup time	A before LEAB↓ or B before LEBA↓	CLK high	2.5		2.5		ns
t _{su}	Setup time	A Delote LEAD Of B Delote LEBA	CLK low	1.3		1		115
		CLKEN before CLK↑		2.9		2.5		
		A after CLKAB↑ or B after CLKBA↑		0.4		0		
t _h	Hold time	A after LEAB↓ or B after LEBA↓		2.8		2		ns
		CLKEN after CLK↑		0		0		

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

				SN5	4ABT16	601		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍	CC = 5 V 4 = 25°C	/, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
f _{max}			150	200		150		MHz
t _{PLH}	A or B	B or A	1.5	2.5	4.1	1	4.6	ns
^t PHL	AOIB	BULK	1.5	3.4	4.7	1	5.1	115
tPLH	LEAB or LEBA	B or A	2	3.4	4.7	1	5.6	ns
t _{PHL}	LLAD OF LLDA	BULK	2	3.7	5	1	5.5	113
t _{PLH}	CLKAB or CLKBA	B or A	1.5	3.2	4.5	1	5.2	ns
t _{PHL}	CLNAD OF CLNDA	BULK	1.5	3.2	4.4	1	5	115
^t PZH	<u> </u>	B or A	2	4	5	1	5.7	ns
tPZL	OEAB or OEBA	BULK	2	4.2	5.6	1	6	115
^t PHZ	OF AD an OFDA	B or A	2	4.5	5.8	1	6.8	ne
t _{PLZ}	OEAB or OEBA	B or A		3.4	5.3	1	6.3	ns


SCBS210C - JUNE 1992 - REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

				SN7	4ABT16	601		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍	CC = 5 V 4 = 25°C	,	MIN	MAX	UNIT
			MIN	TYP	MAX			
f _{max}			150	200		150		MHz
^t PLH	A or B	B or A	1.5	2.5	3.6	1.5	4	ns
^t PHL	AUID	B OF A	1.5	3.4	4.7	1.5	4.9	115
^t PLH	LEAB or LEBA	B or A	2	3.4	4.7	2	5	ns
^t PHL	LEAD OF LEDA	B OF A	2	3.7	5	2	5.2	115
^t PLH	CLKAB or CLKBA	B or A	1.5	3.2	4.5	1.5	4.7	no
t _{PHL}	CLNAD OF CLNDA	B OF A	1.5	3.2	4.4	1.5	4.6	ns
^t PZH	<u> </u>	B or A	2	4	5	2	5.5	ne
^t PZL	OEAB or OEBA	D OF A	2	4.2	5.6	2	5.8	ns
^t PHZ	OFAR as OFRA	B or A	2	4.5	5.4	2	6.2	ne
^t PLZ	OEAB or OEBA	BULA	1.5	3.4	4.7	1.5	5.4	ns



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74ABT16601DGGR	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16601
SN74ABT16601DGGR.B	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16601
SN74ABT16601DL	Active	Production	SSOP (DL) 56	20 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16601
SN74ABT16601DL.B	Active	Production	SSOP (DL) 56	20 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16601
SN74ABT16601DLR	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16601
SN74ABT16601DLR.B	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16601

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM


www.ti.com 11-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16601DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1
SN74ABT16601DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	pe Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16601DGGR	TSSOP	DGG	56	2000	356.0	356.0	45.0
SN74ABT16601DLR	SSOP	DL	56	1000	356.0	356.0	53.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE




*All dimensions are nominal

	Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ĺ	SN74ABT16601DL	DL	SSOP	56	20	473.7	14.24	5110	7.87
ĺ	SN74ABT16601DL.B	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025