5 🛛 V<sub>CC</sub>

DBV OR DCK PACKAGE (TOP VIEW)

А

GND 3

В 🛛 2

SCLS592C - OCTOBER 2004 - REVISED APRIL 2008

- Qualified for Automotive Applications
- Operating Range of 2 V to 5.5 V
- Max t<sub>pd</sub> of 9 ns at 5 V
- Low Power Consumption, 20-µA Max I<sub>CC</sub>
- ±8-mA Output Drive at 5 V
- Schmitt Trigger Action at All Inputs Makes the Circuit Tolerant for Slower Input Rise and Fall Time
- ESD Protection Level Per AEC-Q100 Classification
  - 2000-V (H2) Human-Body Model
  - 200-V (M3) Machine Model
  - 1000-V (C5) Charged-Device Model

#### description/ordering information

The SN74AHC1G08 is a single 2-input positive-AND gate. The device performs the Boolean function  $Y = A \bullet B$  or  $Y = \overline{\overline{A} + \overline{B}}$  in positive logic.

TA	PACKAGE	;‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING§
-40°C to 85°C	SOT (SOT-23) – DBV	Reel of 3000	SN74AHC1G08IDBVRQ1	A08_
-40 C 10 85 C	SOT (SC-70) – DCK	Reel of 3000	SN74AHC1G08IDCKRQ1	AE_
4000 1- 40500	SOT (SOT-23) – DBV	Reel of 3000	SN74AHC1G08QDBVRQ1	A08_
–40°C to 125°C	SOT (SC-70) – DCK	Reel of 3000	SN74AHC1G08QDCKRQ1	AE_

#### **ORDERING INFORMATION<sup>†</sup>**

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

<sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

§ The actual top-side marking has one additional character that designates the wafer fab/assembly site.

#### **FUNCTION TABLE**

INP	UTS	OUTPUT
Α	В	Y
Н	Н	Н
L	Х	L
Х	L	L



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



1

SCLS592C - OCTOBER 2004 - REVISED APRIL 2008

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

	V A A A N
DCK package	
Storage temperature range, T <sub>stg</sub> –65°C to 150°C	C

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		$V_{CC} = 2 V$	1.5		1.5		
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		3.85		
		$V_{CC} = 2 V$		0.5		0.5	
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V
	H       High-level input voltage         Low-level input voltage         Input voltage         Output voltage         H       High-level output current         L       Low-level output current         Δv       Input transition rise or fall rate	V <sub>CC</sub> = 5.5 V		1.65		1.65	
VI	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		0	VCC	0	VCC	V
		$V_{CC} = 2 V$		-50		-50	μΑ
ЮН	High-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		-4		-4	
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		2 5.5 1.5 2.1 3.85 0.5 0.9 1.65 0 5.5 0 V <sub>CC</sub> -50		-8	mA
		$V_{CC} = 2 V$		50		50	μΑ
IOL	Low-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		4		4	
		V <sub>CC</sub> = 5 V ± 0.5 V		8		8	mA
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	
$\Delta t / \Delta V$	<ul> <li>/IH High-level input voltage</li> <li>/IL Low-level input voltage</li> <li>/I Input voltage</li> <li>/O Output voltage</li> <li>OH High-level output current</li> <li>OL Low-level output current</li> <li>At/∆v Input transition rise or fall rate</li> </ul>	$V_{CC} = 5 V \pm 0.5 V$		20		20	ns/V
-		I Suffix	-40	85			
Τ <sub>Α</sub>	Operating free-air temperature	Q Suffix			-40	125	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS592C - OCTOBER 2004 - REVISED APRIL 2008

PARAMETER	TEST CONDITIONS	Vcc	т,	λ = 25°C	;	–40°0 85°		–40°C 125		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
		2 V	1.9	2		1.9		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		
VOH		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.4		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.7		
		2 V			0.1		0.1		0.1	
	l <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.44		0.52	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.44		0.52	
Ц	$V_{I} = 5.5 V \text{ or GND}$	0 V to 5.5 V			±0.1		±1		±1	μA
ICC	$V_I = V_{CC} \text{ or}$ GND, $I_O = 0$	5.5 V			1		10		20	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		4	10		10		10	pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	OUTPUT CAPACITAN	т,	λ = 25°C	;	–40°C 85°		–40°C 125°		UNIT
	(INPUT)	(OUTPUT)	CE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A or D	X	0. 45 -5		6.2	8.8	1	10.5		12.5	
<sup>t</sup> PHL	A or B	Ŷ	C <sub>L</sub> = 15 pF		6.2	8.8	1	10.5		12.5	ns
<sup>t</sup> PLH	A or B	v	$C_{1} = 50 \text{ pF}$		8.7	12.3	1	14		16.5	20
<sup>t</sup> PHL	AUB	T	C <sub>L</sub> = 50 pF		8.7	12.3	1	14		16.5	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITAN	T,	ק = 25°C	;	–40°C 85°		-40°C 125		UNIT			
	(INPUT)	(001F01)	CE	MIN	TYP	MAX	MIN	MAX	MIN	MAX				
<sup>t</sup> PLH	A D	×	0 45 - 5		4.3	5.9		7		9				
<sup>t</sup> PHL	A or B	Ŷ	ř	ř	C <sub>L</sub> = 15 pF	0L = 13 pr		4.3	5.9		7		9	ns
<sup>t</sup> PLH	A or B	v	$C_{1} = 50 \text{ pF}$		5.8	7.9		9		11	20			
<sup>t</sup> PHL	AOIB	T	C <sub>L</sub> = 50 pF		5.8	7.9		9		11	ns			

#### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = $25^{\circ}$ C

	PARAMETER	TEST CO	NDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	18	pF



SCLS592C - OCTOBER 2004 - REVISED APRIL 2008



#### NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC1G08QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A08U	Samples
SN74AHC1G08QDCKRQ1	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AEU	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### OTHER QUALIFIED VERSIONS OF SN74AHC1G08-Q1 :

• Catalog: SN74AHC1G08

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

### PACKAGE MATERIALS INFORMATION


www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION



\*All dimensions are nominal



#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC1G08QDBVRQ 1	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74AHC1G08QDCKRQ 1	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

### PACKAGE MATERIALS INFORMATION

5-Jan-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC1G08QDBVRQ1	SOT-23	DBV	5	3000	200.0	183.0	25.0
SN74AHC1G08QDCKRQ1	SC70	DCK	5	3000	200.0	183.0	25.0

# **DBV0005A**



### **PACKAGE OUTLINE**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



# DBV0005A

# **EXAMPLE BOARD LAYOUT**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### DBV0005A

# **EXAMPLE STENCIL DESIGN**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.




# **DCK0005A**



# **PACKAGE OUTLINE**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.
- 5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



## **DCK0005A**

# **EXAMPLE BOARD LAYOUT**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## DCK0005A

# **EXAMPLE STENCIL DESIGN**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated