**SDLS083** 

MARCH 1974-REVISED MARCH 1988

'246, '247, 'LS247 feature

'LS248 feature

- **Open-Collector Outputs Drive Indicators**
- Directly
- Lamp-Test Provision
- Leading/Trailing Zero Suppression

- Internal Pull-Ups Eliminate Need for External Resistors
- Lamp-Test Provision
- Leading/Trailing Zero Suppression
- All Circuit Types Feature Lamp Intensity Modulation Capability


	†	DRIVER O	UTPUTS		TYPICAL	
TYPE	ACTIVE LEVEL	OUTPUT CONFIGURATION	SINK CURRENT	MAX VOLTAGE	POWER DISSIPATION	PACKAGES
SN54246	low	open-collector	40 mA	30 V	320 mW	J,W
SN54247	low	open-collector	40 mA	15 V	320 mW	J,W
SN54LS247	low	open-collector	12 mA	15 V	35 mW	J,W
SN54LS248	high	2-kΩ pull-up	2 mA	5.5 V	125 mW	J,W
SN74246	low	open-collector	40 mA	30 V	320 mW	J,N
SN74247	low	open-collector	40 mA	15 V	320 mW	J,N
SN74LS247	low	open-collector	24 mA	15 V	35 mW	J,N
SN74LS248	high	2-kΩ pull-up	6 mA	5.5 V	125 mW	N,L

SN54246, SN54247 . . . J PACKAGE SN54LS247 THRU SN54LS248 . . . J OR W PACKAGE SN74246, SN74247 . . . N PACKAGE SN74LS247, SN74LS248 . . . D OR N PACKAGE

(TOP VIEW)

В	ſι	U16∏VC0
_C[	2	15
<u>LT</u> [	3	14 🔲 9
BI/RBO	4	13 ∐a
RBI 🗀	5	12 🛮 b
D [	6	11 🔲 C
ΑĽ	7	10
GND ☐	8	9 🗌 €

SN54LS247, SN54LS248 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### description


The '246 and '247 are electrically and functionally identical to the SN5446A/SN7446A, and SN5447A/SN7447A respectively, and have the same pin assignments as their equivalents. The 'LS247 and 'LS248 are electrically and functionally identical to the SN54LS47/SN74LS47 and SN54LS48/SN74LS48, respectively, and have the same pin assignments as their equivalents. They can be used interchangeably in present or future designs to offer designers a choice between two indicator fonts. The '46A, '47A, 'LS47, and 'LS48 compose the  $\Box$  and the without tails and the '246, '247, 'LS247, and 'LS248 compose the  $\Box$  and the  $\Box$  with tails. Composition of all other characters, including display patterns for BCD inputs above nine, is identical. The '246, '247, and 'LS247 feature active-low outputs designed for driving indicators directly, and the 'LS248 features active-high outputs for driving lamp buffers. All of the circuits have full ripple-blanking input/output controls and a lamp test input. Segment identification and resultant displays are shown below. Display patterns for BCD input counts above 9 are unique symbols to authenticate input conditions.

All of these circuits incorporate automatic leading and/or trailing-edge zero-blanking control ( $\overline{RBI}$  and  $\overline{RBO}$ ). Lamp test ( $\overline{LT}$ ) of these types may be performed at any time when the  $\overline{BI}/\overline{RBO}$  node is at a high level. All types contain an overriding blanking input (BI) which can be used to control the lamp intensity by pulsing or to inhibit the outputs. Inputs and outputs are entirely compatible for use with TTL logic outputs.

Series 54 and Series 54LS devices are characterized for operation over the full military temperature range of -55 °C to 125 °C; Series 74 and Series 74LS devices are characterized for operation from 0 °C to 70 °C.



#### logic symbols†



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

'246, '247, 'LS247 FUNCTION TABLE (T1)

DECIMAL OR			INP	UTS			BI/RBO†			o	UTPU	rs			NOTE
FUNCTION	LT	RBI	D	С	В	A		а	ь	c	d	e	f	9	
0	Н	н	L	L	L	L	Н	ON	ON	ON	ON	ON	ON	OFF	
1	н	х	L	L	L	н	Н	OFF	ON	ON	OFF	OFF	OFF	OFF	
2	н	×	L	L.	н	L	н	ON	ON	OFF	ON	ON	OFF	ON	
3	н	X	L	L	н	Н	н	ON	ON	ON	ON	OFF	OFF	ON	
4	Н	х	L	н	L	L	н	OFF	ON	ON	OFF	OFF	ON	ON	
5	н	×	L	н	L	н	н	ON	OFF	ON	ON	OFF	ON	ON	
6	н	x	L	н	Н	L	н	ON	OFF	ON	ON	QN	ON	ON	
7	н	х	L	н	н	Н	н	ON	ON	ON	OFF	OFF	OFF	OFF	
8	н	х	Н	L	L	L	Н	ON	ON	ON	ON	ON	ON	ON	1
9	н	×	Н	L	L	н	н	ON	ON	ON	ON	OFF	ON	ON	
10	н	×	н	L	н	L	н	OFF	OFF	OFF	ON	ON	OFF	ON	
11	н	х	Н	L	н	н	н	OFF	OFF	ON	ON	OFF	OFF	ON	
12	Н	X	Н	Н	L	L	Н	OFF	ON	OFF	OFF	OFF	ON	ON	
13	Н	×	Н	Н	L	Н	н	ON	OFF	OFF	ON	OFF	ON	ON	
14	н	x	н	Н	н	L	н	OFF	OFF	OFF	ON	ON	ON	ON	
15	н	х	н	н	Н	н	н	OFF	OFF	OFF	OFF_	OFF	OFF	OFF	
哥	×	X	Х	Х	Х	Х	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	2
RBI	H	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	3
<u>. IT</u>	٦	х	х	Х	X	х	н	ON	ON	ON	ON	ON	ON	ON	4

#### LS248 FUNCTION TABLE (T2)

DECIMAL OR		·	INP	UTS			BI/RBQ†			01	UTPU	TS			NOTE
FUNCTION	LŦ	RBI	ם	С	8	Δ	}	a	ь	c	d	e	f	g	
0	н	н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	L	
1	н	×	L	L	L	Н	н	L.	H	H	L	Ļ	L	L	
2	Н	×	L	L	Н	L	н	Н	Η	L	Н	Н	L	Н	
3	Н	Х	L	L	Н	H	н	Н	Н	H	Н	L	L	H	
4	Н	×	L	Н	L	Ļ	н	L	Н	H	L	L	Н	H	
5	H	х	L	Н	L	H	н	H	L	Н	Н	L	Н	Н	
6	н	х	L	Н	Н	L	н	н	L	Н	Н	н	Н	н	
7	1	х	L	Н	Н	н	Н	н	Н	Н	L	L	L	L	1
8	Н	Х	Н	L	L	L	Н	H	Н	Н	Н	Н	Н	H	•
9	H	×	H	L	L	H	н	Н	H	H	H	L	Н	н	
10	Н	X	Н	L	н	L	Н	Ł	L	L	Н	н	L	н	
11	Н	Х	Н	L	Н	Н	Н	L	L	Н	н	L	L	н	
12	Н	Х	H	Н	L	Ĺ	Н	L	Н	Ĺ	L	L	Н	Н	
13	Н	х	Н	Н	L	Н	н	н	L	L	H	L	Н	н	
14	н	х	Н	Н	Н	L	н	L	Ł	L	H	Н	Н	н	
15	Н	×	H	Н	Н	н	н	L	L	L	L	L	L	L	
BI	X	×	Х	Х	Х	Х	Ĺ	L	L	L	L	L	L	L	2
RBI	н	L	L	L	L	L	L	L	L	L	Ļ	L	L	ᆫᅵ	3
<u>LT</u>	L	Х	Х	Х	Х	Х	н	Ŧ	Н	Н	H	Н	Н	н	4

H = high level, L = low level, X = irrelevant


- NOTES: 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.
  - 2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are low regardless of the level of any other input.
  - 3. When ripple-blanking input (RBI) and Inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go low and the ripple-blanking output (RBO) goes to a low level (response condition).
  - 4. When the blanking input/ripple-blanking output (81/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are high.

 $^{\dagger}\overline{BI/RBO}$  is wire-AND logic serving as blanking input (\$\overline{BI}\$) and/or ripple-blanking output (\$\overline{RBO}\$).




logic diagram (positive logic)

'246, '247, 'LS247



Pin numbers shown are for D, J, N, and W packages.

#### logic diagram (positive logic)




Pin numbers shown are for D, J, N, and W packages.


# SN54246, SN54247, SN74246, SN74247 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

schematics of inputs and outputs


'246, '247



'246, '247



'246, '247





# SN54LS247, SN54LS248, SN74LS247, SN74LS248 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

#### schematics of inputs and outputs

'LS247, 'LS248


'LS247, 'LS248






'LS247

'LS248





# SN54246, SN54247, SN74246, SN74247 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

absolute maximum ratings over operating free-air temper	ature range (unless otherwise noted)
Supply voltage, VCC (see Note 1)	<i>.</i>
Input voltage	
Current forced into any output in the off state	
Operating free-air temperature range: SN54246, SN54247	, , , , , , —55°C to 125°C
SN74246, SN74247	
Storage temperature range	
NOTE 1: Voltage values are with respect to network ground terminal.	

#### recommended operating conditions

		SN54246				SN5424	7		SN7424	6	] :			
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.5	5	5.5	4.75	5	5.25	4.75	5	5.25	V
Off-state output voltage, Vo(off)	a thru g			30			15			30			15	٧
On-state output current, IO(on)	a thru g			40			40			40			40	mΑ
High-level output current, IOH	BI/RBO			-200			-200			-200			200	μА
Low-level output current, IOL	BI/RBO			8			8			8			8	mA
Operating free-air temperature, T <sub>A</sub>	1	-55		125	-55		125	0		70	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS†	MIN	TYPI	MAX	UNIT
ViH	High-level input voltage			2			٧
VIL	Low-level input voltage					0.8	ν
VIK	Input clamp voltage		V <sub>CC</sub> = MIN, I₁ = -12 mA			1.5 V	٧
VOH	High-level output voltage	BI/RBÓ	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -200 μA	2.4	3.7		٧
v <sub>OL</sub>	Low-level output voltage	BĪ/RBŌ	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 8 mA		0.27	0.4	٧
lO(off)	Off-state output current	a thru g	V <sub>CC</sub> = MAX, V <sub>H</sub> = 2 V, V <sub>IL</sub> = 0.8 V. V <sub>O</sub> (off) = MAX			250	μА
VO(on)	On-state output voltage	a thru g	$V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = 0.8 V, I_{O(an)} = 40 \text{ mA}$		0.3	0.4	٧
lj.	Input current at maximum input voltage	Any input except BI/RBO	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1	mA
l <sub>іН</sub>	High-level input current	Any input except BI/RBO	V <sub>CC</sub> = MAX, V <sub>i</sub> = 2.4 V			40	μΑ
l <sub>1</sub> L	Low-level input current	Any input except BI/RBO	V <sub>CC</sub> = MAX, V <sub>1</sub> = 0.4 V			-1.6 -4	mA
los	Short-circuit output current	BI/RBO	V <sub>CC</sub> = MAX	<del> </del>		-4	mA
icc	Supply current	. I	V <sub>CC</sub> = MAX, See Note 2	†	64	103	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ} \text{ C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
toff	Turn-off time from A input				100	
ton	Turn-on time from A input	CL = 15 pF, RL = 120 Ω,			100	n <b>s</b>
toff	Turn-off time from RBI input	See Note 3			100	
ton	Turn-on time from RBI input				100	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>\</sup>ddagger$ All typical values are at  $V_{CC} = 5 \text{ V. T}_{A} = 25^{\circ}\text{C.}$ 

NOTE 2:  $f_{\mbox{CC}}$  is measured with all outputs open and all inputs at 4.5 V.

absolute maximum ratings over operating free-air t	em	pe	ra	tur	eı	an	ge	(u	nle	ss	ot	he	rv	vis	e ı	no	te	(k					
Supply voltage, VCC (see Note 1)																							7 V
Input voltage					-																		7 V
Peak output current ( $t_W \le 1$ ms, duty cycle $\le 10\%$ )																						200	mΑ
Current forced into any output in the off state																							l mA
Operating free-air temperature range: SN54LS247				,								,							-{	55°	C	to 1	25° C
SN74LS247																				(	)°C	to	70°C
Storage temperature range																			(	35°	,C	to 1	50°C
NOTE 1: Voltage values are with respect to network ground termin																							

#### recommended operating conditions

		SI	<b>V54LS2</b>	47	SI	174LS2	47	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
Off-state output voltage, VO(off)	a thru g			15			15	٧
On-state output current, IO(on)	a thru g			12			24	mΑ
High-level output current, IOH	BT/RBO			-50			-50	μА
Low-level output current, IOL	BT/RBO			1.6			3.2	mΑ
Operating free-air temperature, TA		-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		7507.001	t	SI	N54LS2	47	Sf	UNIT		
	PARAMETER		I IEST CON	IDITIONS†	MIN	TYP‡	MAX	MIN	TYPİ	MAX	UNIT
VIH	High-level input voltage	-		•	2			2			V
VIL	Low-level input voltage				<u> </u>		0.7			8.0	V
VIK	Input clamp voltage		VCC = MIN,	I <sub>I</sub> = -18 mA			-1.5			-1.5	٧
VoH	High-level output voltage	BI/RBO	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -50 μA	2.4	4.2		2.4	4.2		٧
VOL	Low-level output voltage	BI/RBO	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	IOL = 1.6 mA		0.25	0.4		0.25	0.4	V
VOL	LOW-level output voltage	BITTE	VIL = VIL max	IOL = 3.2 mA	_				0.35	0.5	_
IO(off)	Off-state output current	a thru g	V <sub>CC</sub> = MAX, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>IH</sub> = 2 V, V <sub>O(off)</sub> = 15 V			250			250	μД
Va.	On-state output voltage	a thru q	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	I <sub>O(on)</sub> = 12 mA		0.25	0.4		0.25	0.4	V
VO(on)	On-state output voitage	a wina g	V <sub>IL</sub> = V <sub>IL</sub> max	I <sub>O(on)</sub> = 24 mA					0.35	0.5	
Ϊį	Input current at maximur	n input voltage	VCC = MAX,	V <sub>1</sub> = 7 V			0.1			0.1	mA
TIH	High-level input current	· · · · · · · · · · · · · · · · · · ·	VCC = MAX.	V <sub>1</sub> = 2.7 V			20			20	μА
I <sub>IL</sub>	Low-level input current	Any input except BI/RBO	V <sub>CC</sub> = MAX,	V1 = 0.4 V			-0.4			-0.4	mA
		BI/RBO					-1.2			-1.2	
los	Short-circuit output current	BI/RBO	V <sub>CC</sub> = MAX		-0.3		2	0.3		-2	πА
lcc	Supply current		V <sub>CC</sub> = MAX,	See Note 2		7	13		7	13	mA

 $<sup>^\</sup>dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, VCC = 5 V, $T_A$ = 25° C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	TINU
toff	Turn-off time from A input				100	ns
ton	Turn-on time from A input	$C_{L} = 15  pF, R_{L} = 665  \Omega,$			100	115
toff	Turn-off time from RBI input	See Note 3			100	
ton	Turn-on time from RBI input				100	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. NOTE 2: I<sub>CC</sub> is measured with all outputs open and all inputs at 4.5 V.

www.ti.com 31-Oct-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74LS247D	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	0 to 70	LS247
SN74LS247DR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS247
SN74LS247DR.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS247
SN74LS247N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS247N
SN74LS247N.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS247N
SN74LS247NE4	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS247N
SN74LS247NSR	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS247
SN74LS247NSR.A	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS247

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 31-Oct-2025


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS247DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS247NSR	SOP	NS	16	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
SN74LS247DR	SOIC	D	16	2500	353.0	353.0	32.0	
SN74LS247NSR	SOP	NS	16	2000	353.0	353.0	32.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LS247N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS247N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS247N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS247N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS247NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS247NE4	N	PDIP	16	25	506	13.97	11230	4.32



SOP



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




#### NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025