
SLLS046C - JANUARY 1989 - REVISED MAY 1995

- Meets or Exceeds the Requirements of ITU Recommendations V.10, V.11, X.26, and X.27
- Designed to Operate Up To 20 Mbaud
- -7 V to 7 V Common-Mode Input Voltage Range With 300-mV Sensitivity
- 3-State TTL-Compatible Outputs
- High Input Impedance . . . 12 kΩ Min
- Input Hysteresis . . . 120 mV Typ
- Single 5-V Supply Operation
- Low Supply Current Requirement 35 mA Max
- Improved Speed and Power Consumption Compared to MC3486



description

The SN75ALS199 is a monolithic, quadruple line receiver with 3-state outputs designed using advanced, low-power, Schottky technology. This technology provides combined improvements in bar design, tooling production, and wafer fabrication, providing significantly less power consumption and permitting much higher data throughput than other designs. The device meets the specification of ITU Recommendations V.10, V.11, X.26, and X.27.

The SN75ALS199 features 3-state outputs that permit direct connection to a bus-organized system with a fail-safe design that ensures the outputs will always be high if the inputs are open. The device is optimized for balanced multipoint bus transmission at rates up to 20 megabits per second. The input features high-input impedance, input hysteresis for increased noise immunity, and an input sensitivity of ± 300 mV over a common-mode input voltage range of ± 7 V. It also features an active-high enable function for each of two receiver pairs. The SN75ALS199 is designed for optimum performance when used with the SN75ALS194 quadruple, differential line driver.

The SN75ALS199 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each receiver)

| DIFFERENTIAL INPUTS A-B | EN | OUTPUT Y |
|----------------------------------|----|-------------|
| V _{ID} ≥ 0.3 V | Н | Н |
| -0.3 V < V _{ID} < 0.3 V | Н | ? |
| $V_{ID} \le -0.3 V$ | Н | L |
| X | L | Z |
| Open | Н | Н |


H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram





schematics of inputs and outputs



SLLS046C - JANUARY 1989 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage, V _{CC} (see Note 1) | |
|---|------------------------------|
| Input voltage, V _I (A or B inputs) | |
| Differential input voltage, V _{ID} (see Note 2) | ±15 V |
| Enable input voltage, V _I | |
| Low-level output current, I _{OL} | 50 mA |
| Continuous total dissipation | See Dissipation Rating Table |
| Operating free-air temperature range, T _A | 0°C to 70°C |
| Storage temperature range, T _{stq} | – 65°C to 150°C |
| Lead temperature 1.6 mm (1/16 inch) from case for 10 second | ds 260°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

DISSIPATION RATING TABLE

| PACKAGE | PACKAGE T _A ≤ 25°C POWER RATING | | T _A = 70°C POWER RATING |
|---------|--|-----------|---------------------------------------|
| D | 950 mW | 7.6 mW/°C | 608 mW |
| N | 1150 mW | 9.2 mW/°C | 736 mW |

recommended operating conditions

| | MIN | NOM | MAX | UNIT |
|--|------|-----|-------|------|
| Supply voltage, V _{CC} | 4.75 | 5 | 5.25 | V |
| Common-mode input voltage, V _{IC} | | | ±7 | V |
| Differential input voltage, V _{ID} | | | ±12 | V |
| High-level input voltage, VIH | 2 | | | V |
| Low-level input voltage, V _{IL} | | | 0.8 | V |
| High-level output current, IOH | | | - 400 | μΑ |
| Low-level output current, IOL | | | 16 | mA |
| Operating free-air temperature, T _A | 0 | | 70 | °C |



NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

SLLS046C - JANUARY 1989 - REVISED MAY 1995

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDIT | IONS | MIN | TYP [†] | MAX | UNIT |
|------------------|---|--|--------------------------|-------|------------------|------|------|
| V _{IT+} | Positive-going input threshold voltage | | | | | 300 | mV |
| VIT- | Negative-going input threshold voltage | | | -300‡ | | | mV |
| V _{hys} | Hysteresis voltage (V _{IT+} – V _{IT-}) | | | | 120 | | mV |
| ٧IK | Enable-input clamp voltage | $I_{I} = -18 \text{ mA}$ | | | | -1.5 | V |
| VOH | High-level output voltage | $V_{ID} = 300 \text{ mV},$ | ΙΟΗ = – 400 μΑ | 2.7 | 3.6 | | V |
| Vai | Low-level output voltage | V _{ID} = - 300 mV | I _{OL} = 8 mA | | | 0.45 | V |
| VOL | Low-level output voltage | VID = - 300 IIIV | I _{OL} = 16 mA | | | 0.5 | v |
| 107 | High-impedance-state output current | $V_{IL} = 0.8 \text{ V}, V_{ID} = -3 \text{ V}, V_{O} = 2.7 \text{ V}$ | | | | 20 | μΑ |
| loz | riign-impedance-state odiput current | $V_{IL} = 0.8 \text{ V}, V_{IO} = 3 \text{ V},$ | $V_0 = 0.5 V$ | | | -20 | μΑ |
| 1. | Line input current | Other input at 0 V, | V _I = 15 V | | 0.7 | 1.2 | mA |
| 11 | Line input current | See Note 3 | V _I = −15 V | | -1 | -1.7 | IIIA |
| | High-level enable-input current | | V _{IH} = 2.7 V | | | 20 | μΑ |
| ΊΗ | nigri-ievei eriabie-iriput current | | V _{IH} = 5.25 V | | | 100 | μΑ |
| IլL | Low-level enable-input current | V _{IL} = 0.4 V | | | | -100 | μΑ |
| | Input resistance | | | 12 | 18 | | kΩ |
| los | Short-circuit output current§ | V _{ID} = 3 V, | V _O = 0 | -15 | -78 | -130 | mA |
| ICC | Supply current | Outputs disabled | | | 22 | 35 | mA |

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| | PARAMETER | TEST CON | IDITIONS | MIN | TYP | MAX | UNIT |
|------------------|---|---------------------------------|-----------------|-----|-----|-----|------|
| ^t PLH | Propagation delay time, low- to high-level output | $V_{ID} = 0 V \text{ to } 3 V,$ | $C_L = 15 pF$, | | 15 | 22 | ns |
| tPHL | Propagation delay time, high- to low-level output | See Figure 2 | | | 15 | 22 | 115 |
| ^t PZH | Output enable time to high level | C _I = 15 pF, | See Figure 3 | | 13 | 25 | no |
| tPZL | Output enable time to low level | CL = 15 pr, | See Figure 3 | | 11 | 25 | ns |
| tPHZ | Output disable time from high level | C 15 pE | See Figure 3 | | 13 | 25 | no |
| ^t PLZ | Output disable time from low level | C _L = 15 pF, | See Figure 3 | | 15 | 22 | ns |

[‡]The algebraic convention, in which the less positive limit is designated minimum, is used in this data sheet for threshold voltage levels only.

⁹ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 3: Refer to ITU Recommendations V.10 and V.11 for exact conditions.

PARAMETER MEASUREMENT INFORMATION






Figure 1. V_{OH} and V_{OL} Test Circuit



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, Z_O = 50 Ω , $t_f \leq$ 6 ns, $t_f \leq$ 6 ns.
 - B. C_L includes probe and jig capacitance.

Figure 2. Test Circuit and Voltage Waveforms


PARAMETER MEASUREMENT INFORMATION




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, Z_O = 50 Ω , $t_f \leq$ 6 ns, $t_f \leq$ 6 ns.
 - B. C_L includes probe and jig capacitance.
 - C. All diodes are 1N3064 or equivalent.

Figure 3. Test Circuit and Voltage Waveforms














Figure 10




Figure 9




Figure 11



LOW-LEVEL OUTPUT VOLTAGE

FREE-AIR TEMPERATURE




Figure 12

LOW-LEVEL OUTPUT VOLTAGE

VS




Figure 13

LOW-LEVEL OUTPUT VOLTAGE

LOW-LEVEL OUTPUT CURRENT





Figure 14








Figure 17






Figure 16





INPUT CURRENT


INPUT VOLTAGE TO GND



3 T_A = 25°C 2 - Input Current - mA 1 0 -1 - 2 -3 - 20 - 15 - 10 - 5 0 5 10 15 20 V_I - Input Voltage to GND - V

Figure 19

Figure 20






Figure 21



www.ti.com 11-Nov-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | MSL rating/ | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|----------------|-----------------------|------|---------------|--------------------|--------------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| SN75ALS199D | Active | Production | SOIC (D) 16 | 40 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75ALS199 |
| SN75ALS199D.A | Active | Production | SOIC (D) 16 | 40 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75ALS199 |
| SN75ALS199DR | Active | Production | SOIC (D) 16 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75ALS199 |
| SN75ALS199DR.A | Active | Production | SOIC (D) 16 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75ALS199 |
| SN75ALS199N | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | SN75ALS199N |
| SN75ALS199N.A | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | SN75ALS199N |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




PACKAGE OPTION ADDENDUM


www.ti.com 11-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | U | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN75ALS199DR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |

www.ti.com 23-May-2025




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|--|
| SN75ALS199DR | SOIC | D | 16 | 2500 | 353.0 | 353.0 | 32.0 | |

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|---------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN75ALS199D | D | SOIC | 16 | 40 | 507 | 8 | 3940 | 4.32 |
| SN75ALS199D.A | D | SOIC | 16 | 40 | 507 | 8 | 3940 | 4.32 |
| SN75ALS199N | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN75ALS199N.A | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025