



QML CLASS V, CURRENT-MODE PWM CONTROLLER

Check for Samples: [UC1843-SP](#)

FEATURES

- QML-V Qualified, SMD 5962-86704
- Rad-Tolerant: 50 kRad (Si) TID (ELDRS Free) ⁽¹⁾
- Controlled Baseline
- Optimized For Off-line and DC-to-DC Converters
- Low Start-Up Current (<1 mA)
- Automatic Feed Forward Compensation
- Pulse-by-Pulse Current Limiting
- Enhanced Load Response Characteristics
- Under-Voltage Lockout With Hysteresis
- Double Pulse Suppression
- High Current Totem Pole Output
- Internally Trimmed Bandgap Reference
- 500-kHz Operation
- Low R_O Error Amp


(1) Radiation tolerance is a typical value based upon initial device qualification with dose rate = 10 mrad/sec. Radiation Lot Acceptance Testing is available - contact factory for details.



DESCRIPTION

The UC1843 family of control devices provides the necessary features to implement off-line or dc-to-dc fixed frequency current mode control schemes with a minimal external parts count. Internally implemented circuits include under-voltage lockout featuring start up current less than 1 mA, a precision reference trimmed for accuracy at the error amp input, logic to insure latched operation, a PWM comparator which also provides current limit control, and a totem pole output stage designed to source or sink high peak current. The output stage, suitable for driving N-Channel MOSFETs, is low in the off state. The under-voltage lockout threshold is 8.4 V and maximum duty cycle range is around 100%.

BLOCK DIAGRAM



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


ORDERING INFORMATION⁽¹⁾

T_A	PACKAGE⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	KGD	5962-8670410V9A ⁽³⁾	NA
	JG	5962-8670410VPA ⁽³⁾	8670410VPA / UC1843-SP
	JG	5962-8670402VPA	8670402VPA / UC1843
	FK	5962-8670402VXA	5962-8670402VXA / UC1843LQMLV


- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
 (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging
 (3) Radiation tolerant version

BARE DIE INFORMATION

DIE THICKNESS	BACKSIDE FINISH	BACKSIDE POTENTIAL	BOND PAD METALLIZATION COMPOSITION
15 mils.	Silicon with backgrind	Insulated	AlCu (0.5%)

**Table 1. BOND PAD COORDINATES (in Mils)**

DESCRIPTION	PAD NUMBER	a	b	c	d
COMP	1	78.70	63.40	82.90	67.60
V _{FB}	2	70.60	63.40	74.80	67.60
I _{SENSE}	3	39.40	63.40	43.60	67.60
R _T /C _T	4	18.60	61.20	22.60	65.60
PWR GROUND	5	17.80	11.70	22.00	15.90
GROUND	6	17.40	3.90	21.80	8.10
OUTPUT	7	32.60	6.40	36.80	10.60
V _C	8	47.50	6.40	51.70	10.60
V _{CC}	9	54.60	6.40	58.80	10.60
V _{REF}	10	68.70	6.40	72.90	10.60
NC	TESTPAD	87.10	6.30	90.80	10.30
NC	TESTPAD	87.10	12.60	90.80	16.60
NC	TESTPAD	87.10	18.00	90.80	22.00
NC	TESTPAD	87.10	24.30	90.80	28.30
NC	TESTPAD	87.10	30.60	90.80	34.60



ABSOLUTE MAXIMUM RATINGS

		UNIT
Supply voltage	Low impedance source	30 V
	$I_{CC} < 30 \text{ mA}$	Self Limiting
Output current		$\pm 1 \text{ A}$
Output energy (capacitive load)		5 μJ
Analog inputs (Pins 2, 3)		-0.3 V to 6.3 V
Error amp output sink current		10 mA
Storage temperature range		-65°C to 150°C
Junction temperature range		-55°C to 150°C

ELECTRICAL CHARACTERISTICS

Unless otherwise stated, these specifications apply for $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$; $V_{CC} = 15\text{ V}^{(1)}$; $R_T = 10\text{ kW}$; $C_T = 3.3\text{ nF}$, $T_A = T_J$.

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
REFERENCE SECTION						
Output Voltage ⁽²⁾	T _J = 25°C, I _O = 1 mA	For SMD device option 10	4.94	5.00	5.06	V
		For SMD device option 02	4.95	5.00	5.05	
Line Regulation	12 V ≤ V _{IN} ≤ 25 V			6	20	mV
Load Regulation	1 mA ≤ I _O ≤ 20 mA			6	25	
Temperature Stability	See ⁽³⁾ ⁽⁴⁾			0.2	0.4	mV/°C
Total Output Variation	Line, load, temperature ⁽³⁾	4.9			5.1	V
Output Noise Voltage	10 Hz ≤ f ≤ 10 kHz, T _J = 25°C ⁽³⁾			50		μV
Long Term Stability	T _A = 125°C, 1000 Hrs ⁽³⁾			5	25	mV
Output Short Circuit		−30	−100	−180		mA
OSCILLATOR SECTION						
Initial Accuracy	T _J = 25°C ⁽⁵⁾	47	52	57		kHz
Voltage Stability	12 V ≤ V _{CC} ≤ 25 V			0.2	1	%
Temperature Stability	T _{MIN} ≤ T _A ≤ T _{MAX} ⁽³⁾					%
Amplitude	V _{PIN 4} peak-to-peak ⁽³⁾			1.7		V
ERROR AMP SECTION						
Input Voltage	V _{PIN 1} = 2.5 V	2.45	2.50	2.55		V
Input Bias Current			−0.3	−1		μA
A _{VOL}	2 V ≤ V _O ≤ 4 V	65	90			dB
Unity Gain Bandwidth	T _J = 25°C ⁽³⁾	0.7	1			MHz
PSRR	12 V ≤ V _{CC} ≤ 25 V	60	70			dB
Output Sink Current	V _{PIN 2} = 2.7 V, V _{PIN 1} = 1.1 V	2	6			mA
Output Source Current	V _{PIN 2} = 2.3 V, V _{PIN 1} = 5 V	−0.5	−0.8			
V _{OUT} High	V _{PIN 2} = 2.3 V, R _L = 15 kΩ to ground	5	6			V
V _{OUT} Low	V _{PIN 2} = 2.7 V, R _L = 15 kΩ to Pin 8		0.7	1.1		
CURRENT SENSE SECTION						
Gain	See ⁽⁶⁾ ⁽⁷⁾	2.85	3	3.15		V/V
Maximum Input Signal	V _{PIN 1} = 5 V ⁽⁶⁾	0.9	1	1.1		V
PSRR	12 V ≤ V _{CC} ≤ 25 V ⁽³⁾ ⁽⁶⁾			70		dB
Input Bias Current			−2	−10		μA
Delay to Output	V _{PIN 3} = 0 V to 2 V ⁽³⁾			150	300	ns
OUTPUT SECTION						
Output Low Level	I _{SINK} = 20 mA			0.1	0.4	V
	I _{SINK} = 200 mA			1.5	2.2	
Output High Level	I _{SOURCE} = 20 mA	13	13.5			
	I _{SOURCE} = 200 mA	12	13.5			

(1) Adjust V_{CC} above the start threshold before setting at 15 V.

(2) V_{REF} parameter is sensitive to very high temperature die attach/die assembly processes. Processing conditions should not exceed $170^{\circ}\text{C}/24\text{ hours}$ or $245^{\circ}\text{C}/40\text{ seconds}$.

(3) These parameters, although specified, are not 100% tested in production.

(4) Temperature stability, sometimes referred to as average temperature coefficient, is described by the equation:

$$\text{Temp Stability} = \frac{V_{REF(\text{max})} - V_{REF(\text{min})}}{T_J(\text{max}) - T_J(\text{min})}$$

$V_{REF(\text{max})}$ and $V_{REF(\text{min})}$ are the maximum and minimum reference voltages measured over the appropriate temperature range. Note that the extremes in voltage do not necessarily occur at the extremes in temperature.

(5) Output frequency equals oscillator frequency.

(6) Parameter measured at trip point of latch with $V_{PIN\ 2} = 0$.

(7) Gain defined as: $A = \frac{\Delta V_{PIN\ 1}}{\Delta V_{PIN\ 3}}$, $0 \leq V_{PIN\ 3} \leq 0.8\text{ V}$


ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise stated, these specifications apply for $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$; $V_{CC} = 15\text{ V}$ ⁽¹⁾; $R_T = 10\text{ kW}$; $C_T = 3.3\text{ nF}$, $T_A = T_J$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Rise Time	T _J = 25°C, C _L = 1 nF ⁽³⁾		50	150	ns
Fall Time	T _J = 25°C, C _L = 1 nF ⁽³⁾		50	150	
UNDER-VOLTAGE LOCKOUT SECTION					
Start Threshold		7.8	8.4	9.0	V
Min. Operating Voltage After Turn On		7.0	7.6	8.2	
PWM SECTION					
Maximum Duty Cycle	For SMD device option 10	94	97	100	%
	For SMD device option 02	93	97	100	%
Minimum Duty Cycle				0	%
TOTAL STANDBY CURRENT					
Start-Up Current			0.5	1	mA
Operating Supply Current	V _{PIN 2} = V _{PIN 3} = 0 V		11	17	
V _{CC} Zener Voltager	I _{CC} = 25 mA	30	34		V



ERROR AMP CONFIGURATION

Error amp can source or sink up to 0.5 mA.




UNDER-VOLTAGE LOCKOUT

During under-voltage lock-out, the output drive is biased to sink minor amounts of current. Pin 6 should be shunted to ground with a bleeder resistor to prevent activating the power switch with extraneous leakage currents.




CURRENT SENSE CIRCUIT



A small RC filter may be required to suppress switch transients.




OSCILLATOR SECTION




For $R_T > 5 \text{ K} \Omega$ $\sim \frac{1.72}{R_T C_T}$



OUTPUT SATURATION CHARACTERISTICS




ERROR AMPLIFIER OPEN-LOOP FREQUENCY RESPONSE




OPEN-LOOP LABORATORY FIXTURE

High peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close to pin 5 in a single point ground. The transistor and 5k potentiometer are used to sample the oscillator waveform and apply an adjustable ramp to pin 3.




SHUTDOWN TECHNIQUES

Shutdown of the UC1843 can be accomplished by two methods; either raise pin 3 above 1 V or pull pin 1 below a voltage two diode drops above ground. Either method causes the output of the PWM comparator to be high (refer to block diagram). The PWM latch is reset dominant so that the output will remain low until the next clock cycle after the shutdown condition at pin 1 and/or 3 is removed. In one example, an externally latched shutdown may be accomplished by adding an SCR which will be reset by cycling V_{CC} below the lower UVLO threshold. At this point the reference turns off, allowing the SCR to reset.



OFFLINE FLYBACK REGULATOR




Power Supply Specifications

- Input Voltages
 - 5VAC to 130VA (50 Hz/60 Hz)
- Line Isolation: 3750 V
- Switchng Frequency: 40 kHz
- Efficiency at Full Load 70%
- Output Voltage:
 - +5 V, $\pm 5\%$; 1A to 4A load
Ripple voltage: 50 mV P-P Max
 - +12 V, $\pm 3\%$; 0.1A to 0.3A load
Ripple voltage: 100 mV P-P Max
 - 12 V, $\pm 3\%$; 0.1A to 0.3A load
Ripple voltage: 100 mV P-P Max

SLOPE COMPENSATION

A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converters requiring duty cycles over 50%.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8670402VPA	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8670402VPA UC1843	Samples
5962-8670402VXA	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 8670402VXA UC1843L QMLV	Samples
5962-8670410V9A	ACTIVE	XCEPT	KGD	0	100	RoHS & Green	Call TI	N / A for Pkg Type	0 to 0		Samples
5962-8670410VPA	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8670410VPA UC1843-SP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UC1843-SP :

- Catalog : [UC1843](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
5962-8670402VXA	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8670410VPA	JG	CDIP	8	50	506.98	15.24	13440	NA

JG0008A**PACKAGE OUTLINE****CDIP - 5.08 mm max height**

CERAMIC DUAL IN-LINE PACKAGE



4230036/A 09/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package can be hermetically sealed with a ceramic lid using glass frit.
4. Index point is provided on cap for terminal identification.
5. Falls within MIL STD 1835 GDIP1-T8

EXAMPLE BOARD LAYOUT

JG0008A

CDIP - 5.08 mm max height

CERAMIC DUAL IN-LINE PACKAGE



LAND PATTERN EXAMPLE
NON SOLDER MASK DEFINED
SCALE: 9X

4230036/A 09/2023

GENERIC PACKAGE VIEW


FK 20

LCCC - 2.03 mm max height

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4229370VA\

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated