Product details

Sample rate (max) (Msps) 500 Resolution (Bits) 8 Number of input channels 2 Interface type Parallel LVDS Analog input BW (MHz) 2000 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 0.84 Power consumption (typ) (mW) 1250 Architecture Folding Interpolating SNR (dB) 48.5 ENOB (bit) 7.6 SFDR (dB) 59.1 Operating temperature range (°C) -40 to 70 Input buffer Yes
Sample rate (max) (Msps) 500 Resolution (Bits) 8 Number of input channels 2 Interface type Parallel LVDS Analog input BW (MHz) 2000 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 0.84 Power consumption (typ) (mW) 1250 Architecture Folding Interpolating SNR (dB) 48.5 ENOB (bit) 7.6 SFDR (dB) 59.1 Operating temperature range (°C) -40 to 70 Input buffer Yes
LQFP (PGE) 144 484 mm² 22 x 22
  • Single +1.9V ±0.1V Operation
  • Duty Cycle Corrected Sample Clock

Key Specifications

  • Resolution: 8 Bits
  • Max Conversion Rate: 500 MSPS
  • Code Error Rate: 10−18 (typ)
  • ENOB @ 125 MHz Input: 7.5 Bits (typ)
  • DNL: ±0.15 LSB (typ)
  • Power Consumption
    • Operating in 1:2 Demux Output: 1.25W (typ)
    • Power Down Mode: 3.3 mW (typ)

All trademarks are the property of their respective owners.

  • Single +1.9V ±0.1V Operation
  • Duty Cycle Corrected Sample Clock

Key Specifications

  • Resolution: 8 Bits
  • Max Conversion Rate: 500 MSPS
  • Code Error Rate: 10−18 (typ)
  • ENOB @ 125 MHz Input: 7.5 Bits (typ)
  • DNL: ±0.15 LSB (typ)
  • Power Consumption
    • Operating in 1:2 Demux Output: 1.25W (typ)
    • Power Down Mode: 3.3 mW (typ)

All trademarks are the property of their respective owners.

The ADC08DL502 is a dual, low power, high performance, CMOS analog-to-digital converter. The ADC08DL502 digitizes signals to 8 bits of resolution at sample rates up to 500 MSPS. Consuming a typical 1.2 Watts in demultiplex mode at 500 MSPS from a single 1.9 Volt supply, this device is ensured to have no missing codes over the full operating temperature range. The unique folding and interpolating architecture, the fully differential comparator design, the innovative design of the internal sample-and-hold amplifier and the calibration schemes enable a very flat response of all dynamic parameters beyond Nyquist, producing a high 7.5 Effective Number of Bits (ENOB) with a 125 MHz input signal and a 500 MHz sample rate while providing a 10−18 Code Error Rate (C.E.R.)

The converter typically consumes 3.3 mW in the Power Down Mode and is available in a lead-free 144-lead LQFP and operates over the modified Industrial (-40°C ≤ TA ≤ +70°C) temperature range.

The ADC08DL502 is a dual, low power, high performance, CMOS analog-to-digital converter. The ADC08DL502 digitizes signals to 8 bits of resolution at sample rates up to 500 MSPS. Consuming a typical 1.2 Watts in demultiplex mode at 500 MSPS from a single 1.9 Volt supply, this device is ensured to have no missing codes over the full operating temperature range. The unique folding and interpolating architecture, the fully differential comparator design, the innovative design of the internal sample-and-hold amplifier and the calibration schemes enable a very flat response of all dynamic parameters beyond Nyquist, producing a high 7.5 Effective Number of Bits (ENOB) with a 125 MHz input signal and a 500 MHz sample rate while providing a 10−18 Code Error Rate (C.E.R.)

The converter typically consumes 3.3 mW in the Power Down Mode and is available in a lead-free 144-lead LQFP and operates over the modified Industrial (-40°C ≤ TA ≤ +70°C) temperature range.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Same functionality with different pin-out to the compared device
ADC08D502 ACTIVE Dual-Channel, 8-Bit, 500-MSPS Analog-to-Digital Converter (ADC) Higher performance dual 8-bit 500MSPS, not pin-for-pin with ADC08DL502

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet Low Power, 8-Bit, Dual 500 MSPS A/D Converter datasheet (Rev. B) 15 Mar 2013

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
LQFP (PGE) 144 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos