Product details

Sample rate (max) (Msps) 170 Resolution (Bits) 12 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 1100 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 715 Architecture Pipeline SNR (dB) 67.5 ENOB (bit) 10.9 SFDR (dB) 85.4 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 170 Resolution (Bits) 12 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 1100 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 715 Architecture Pipeline SNR (dB) 67.5 ENOB (bit) 10.9 SFDR (dB) 85.4 Operating temperature range (°C) -40 to 85 Input buffer No
WQFN (RHS) 48 49 mm² 7 x 7
  • 1.1 GHz Full Power Bandwidth
  • Internal Sample-and-Hold Circuit
  • Low Power Consumption
  • Internal Precision 1.0V Reference
  • Single-Ended or Differential Clock Modes
  • Clock Duty Cycle Stabilizer
  • Dual +3.3V and +1.8V Supply Operation
  • Power-Down and Sleep Modes
  • Offset Binary or 2's Complement Output Data Format
  • Pin-Compatible: ADC14155, ADC11C125, ADC11C170
  • 48-Pin WQFN Package, (7x7x0.8mm, 0.5mm Pin-Pitch)

Key Specifications

  • Resolution 12 Bits
  • Conversion Rate 170 MSPS
  • SNR (fIN = 70 MHz) 67.2 dBFS (typ)
  • SFDR (fIN = 70 MHz) 85.4 dBFS (typ)
  • ENOB (fIN = 70 MHz) 10.8 bits (typ)
  • Full Power Bandwidth 1.1 GHz (typ)
  • Power Consumption 715 mW (typ)

All trademarks are the property of their respective owners.

  • 1.1 GHz Full Power Bandwidth
  • Internal Sample-and-Hold Circuit
  • Low Power Consumption
  • Internal Precision 1.0V Reference
  • Single-Ended or Differential Clock Modes
  • Clock Duty Cycle Stabilizer
  • Dual +3.3V and +1.8V Supply Operation
  • Power-Down and Sleep Modes
  • Offset Binary or 2's Complement Output Data Format
  • Pin-Compatible: ADC14155, ADC11C125, ADC11C170
  • 48-Pin WQFN Package, (7x7x0.8mm, 0.5mm Pin-Pitch)

Key Specifications

  • Resolution 12 Bits
  • Conversion Rate 170 MSPS
  • SNR (fIN = 70 MHz) 67.2 dBFS (typ)
  • SFDR (fIN = 70 MHz) 85.4 dBFS (typ)
  • ENOB (fIN = 70 MHz) 10.8 bits (typ)
  • Full Power Bandwidth 1.1 GHz (typ)
  • Power Consumption 715 mW (typ)

All trademarks are the property of their respective owners.

The ADC12C170 is a high-performance CMOS analog-to-digital converter capable of converting analog input signals into 12-Bit digital words at rates up to 170 Mega Samples Per Second (MSPS). This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and the external component count, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1.1 GHz. The ADC12C170 operates from dual +3.3V and +1.8V power supplies and consumes 715 mW of power at 170 MSPS.

The separate +1.8V supply for the digital output interface allows lower power operation with reduced noise. A power-down feature reduces the power consumption to 5 mW while still allowing fast wake-up time to full operation. In addition there is a sleep feature which consumes 50 mW of power and has a faster wake-up time.

The differential inputs provide a full scale differential input swing equal to 2 times the reference voltage. A stable 1.0V internal voltage reference is provided, or the ADC12C170 can be operated with an external reference.

Clock mode (differential versus single-ended) and output data format (offset binary versus 2's complement) are pin-selectable. A duty cycle stabilizer maintains performance over a wide range of input clock duty cycles.

The ADC12C170 is pin compatible with the ADC14155, ADC11C125 and ADC11C170.

It is available in a 48-lead WQFN package and operates over the industrial temperature range of −40°C to +85°C.

The ADC12C170 is a high-performance CMOS analog-to-digital converter capable of converting analog input signals into 12-Bit digital words at rates up to 170 Mega Samples Per Second (MSPS). This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and the external component count, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1.1 GHz. The ADC12C170 operates from dual +3.3V and +1.8V power supplies and consumes 715 mW of power at 170 MSPS.

The separate +1.8V supply for the digital output interface allows lower power operation with reduced noise. A power-down feature reduces the power consumption to 5 mW while still allowing fast wake-up time to full operation. In addition there is a sleep feature which consumes 50 mW of power and has a faster wake-up time.

The differential inputs provide a full scale differential input swing equal to 2 times the reference voltage. A stable 1.0V internal voltage reference is provided, or the ADC12C170 can be operated with an external reference.

Clock mode (differential versus single-ended) and output data format (offset binary versus 2's complement) are pin-selectable. A duty cycle stabilizer maintains performance over a wide range of input clock duty cycles.

The ADC12C170 is pin compatible with the ADC14155, ADC11C125 and ADC11C170.

It is available in a 48-lead WQFN package and operates over the industrial temperature range of −40°C to +85°C.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 3
Type Title Date
* Data sheet ADC12C170 12-Bit, 170 MSPS, 1.1 GHz Bandwidth A/D Converter with CMOS Outputs datasheet (Rev. E) 19 Apr 2013
Application note Drivng HSpeed ADCs w/LMH6521 DVGA for High IF AC-Coupled Apps (Rev. A) 26 Apr 2013
User guide ADC12C170: 12-Bit, 170 MSPS Analog to Digital Converter User Guide 21 Feb 2012

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
WQFN (RHS) 48 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos