This product is prototype/experimental and has not been released to the market. Testing and final processes may not be complete. This product may be subject to further changes or possible discontinuation.
RF-sampling 12-bit ADC with dual 5.2-GSPS or single 10.4-GSPS


Models (2)

Title Category Type Date
ADC12DJ5200RF IBIS-AMI Model IBIS-AMI Model ZIP 17 Oct 2019
ADC12DJ5200RF IBIS Model IBIS Model ZIP 24 Oct 2018

Design kits & evaluation modules (1)

Name Part# Type
ADC12DJ5200RF 12-bit, dual 5.2-GSPS or single 10.4-GSPS, RF-sampling ADC evaluation module ADC12DJ5200RFEVM Evaluation Modules & Boards

Reference designs

Scalable 20.8 GSPS reference design for 12 bit digitizers

This reference design describes a 20.8 GSPS sampling system using RF sampling analog-to-digital converters (ADCs) in time interleaved configuration. Time interleaving method is a proven and traditional way of increasing sample rate, however, matching individual ADCs offset, gain and sampling time (...)

View the Important Notice for reference designs covering authorized use, intellectual property matters and disclaimers.