ADC32J45 Dual-Channel, 14-Bit, 160-MSPS Analog-to-Digital Converter (ADC) | TI.com

ADC32J45 (ACTIVE) Dual-Channel, 14-Bit, 160-MSPS Analog-to-Digital Converter (ADC)

 

Description

The ADC32J4x are a high-linearity, ultra-low power, dual-channel, 14-bit, 50-MSPS to 160-MSPS, analog-to-digital converter (ADC) family. The devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements. A clock input divider allows more flexibility for system clock architecture design and the SYSREF input enables complete system synchronization. The ADC32J4x family supports JESD204B interface in order to reduce the number of interface lines, thus allowing high system integration density. The JESD204B interface is a serial interface, where the data of each ADC are serialized and output over only one differential pair. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock by 20 to derive the bit clock, which is used to serialize the 14-bit data from each channel. The devices support subclass 1 with interface speeds up to 3.2 Gbps.

Features

  • Dual Channel
  • 14-Bit Resolution
  • Single Supply: 1.8 V
  • Flexible Input Clock Buffer with Divide-by-1, -2, -4
  • SNR = 72.2 dBFS, SFDR = 87 dBc at
    fIN = 70 MHz
  • Ultralow Power Consumption:
    • 227 mW/Ch at 160 MSPS
  • Channel Isolation: 105 dB
  • Internal Dither
  • JESD204B Serial Interface:
    • Subclass 0, 1, 2 Compliant up to 3.2 Gbps
    • Supports One Lane per ADC up to 160 MSPS
  • Support for Multichip Synchronization
  • Pin-to-Pin Compatible with 12-Bit Version
    (ADC32J2X)
  • Package: VQFN-48 (7 mm × 7 mm)

Parametrics

Compare all products in High-speed ADCs (>10MSPS) Email Download to Excel
Part number Order Sample rate (Max) (MSPS) Features Resolution (Bits) Number of input channels SNR (dB) ENOB (Bits) SFDR (dB) Power consumption (Typ) (mW) Input range (Vp-p) Interface Operating temperature range (C) Analog input BW (MHz) Input buffer Package Group Package size: mm2:W x L (PKG) Rating Architecture
ADC32J45 Order now 160     Low Power     14     2     72.8     11.8     96     454     2     JESD204B     -40 to 85     450     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADC32J22 Order now 50     Low Power     12     2     70.3     11.4     95     281     2     JESD204B     -40 to 85     450     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADC32J23 Order now 80     Low Power     12     2     70.4     11.4     96     329     2     JESD204B     -40 to 85     450     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADC32J24 Order now 125     Low Power     12     2     70.5     11.4     93     401     2     JESD204B     -40 to 85     450     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADC32J25 Order now 160     Low Power     12     2     70.5     11.4     91     454     2     JESD204B     -40 to 85     450     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog