ADS4128 12-Bit, 200-MSPS Analog-to-Digital Converter (ADC) | TI.com

ADS4128 (ACTIVE) 12-Bit, 200-MSPS Analog-to-Digital Converter (ADC)

 

Description

The ADS4128 is a 12-bit analog-to-digital converter (ADC) with sampling rates up to 200 MSPS. This device uses innovative design techniques to achieve high dynamic performance, while consuming extremely low power at 1.8-V supply. The device is well-suited for multi-carrier, wide-bandwidth communications applications.

The ADS4128 has fine-gain options that can be used to improve SFDR performance at lower full-scale input ranges, especially at high input frequencies. It includes a dc offset correction loop that can be used to cancel the ADC offset. At lower sampling rates, the ADC automatically operates at scaled-down power with no loss in performance.

The ADS4128 is available in a compact VQFN-48 package and is specified over the industrial temperature range (–40°C to 85°C).

Features

  • Maximum Sample Rate: 200 MSPS
  • Ultralow Power with 1.8-V Single Supply:
    • 230-mW Total Power at 200 MSPS
  • High Dynamic Performance:
    • SNR: 69 dBFS at 170 MHz
    • SFDR: 85 dBc at 170 MHz
  • Dynamic Power Scaling With Sample Rate
  • Output Interface:
    • Double Data Rate (DDR) LVDS with
      Programmable Swing and Strength
      • Standard Swing: 350 mV
      • Low Swing: 200 mV
      • Default Strength: 100-Ω Termination
      • 2× Strength: 50-Ω Termination
    • 1.8-V Parallel CMOS Interface Also Supported
  • Programmable Gain up to 6 dB for SNR and

    SFDR Trade-Off
  • DC Offset Correction
  • Supports Low Input Clock Amplitude Down to 200
    mVPP
  • Package: 7.00 mm × 7.00 mm VQFN-48

Parametrics

Compare all products in High-speed ADCs (>10MSPS) Email Download to Excel
Part number Order Sample rate (Max) (MSPS) Features Resolution (Bits) Number of input channels SNR (dB) ENOB (Bits) SFDR (dB) Power consumption (Typ) (mW) Input range (Vp-p) Interface Operating temperature range (C) Analog input BW (MHz) Input buffer Package Group Package size: mm2:W x L (PKG) Rating Architecture
ADS4128 Order now 200     Low Power     12     1     70     11.2     87     212     2     DDR LVDS
Parallel CMOS    
-40 to 85     800     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADS4122 Order now 65     Low Power     12     1     71.1     11.2     87     95     2     DDR LVDS
Parallel CMOS    
-40 to 85     800     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADS4125 Order now 125     Low Power     12     1     71.1     11.2     87     136     2     DDR LVDS
Parallel CMOS    
-40 to 85     800     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADS4126 Order now 160     Low Power     12     1     70.2     11.2     88     200     2     DDR LVDS
Parallel CMOS    
-40 to 85     800     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADS4129 Order now 250     Low Power     12     1     70.2     11.2     88     265     2     DDR LVDS
Parallel CMOS    
-40 to 85     550     No