ADS54J60

(ACTIVE) Dual-Channel, 16-Bit, 1.0-GSPS Analog-to-Digital Converter (ADC)

Diagram

Functional Diagram

Function Block Diagram

Typical Characteristics

Description

The ADS54J60 is a low-power, wide-bandwidth, 16-bit, 1.0-GSPS, dual-channel, analog-to-digital converter (ADC). Designed for high signal-to-noise ratio (SNR), the device delivers a noise floor of –159 dBFS/Hz for applications aiming for highest dynamic range over a wide instantaneous bandwidth. The device supports the JESD204B serial interface with data rates up to 10 Gbps, supporting two or four lanes per ADC. The buffered analog input provides uniform input impedance across a wide frequency range while minimizing sample-and-hold glitch energy. Each ADC channel optionally can be connected to a wideband digital down-converter (DDC) block. The ADS54J60 provides excellent spurious-free dynamic range (SFDR) over a large input frequency range with very low power consumption.

The JESD204B interface reduces the number of interface lines, allowing high system integration density. An internal phase-locked loop (PLL) multiplies the ADC sampling clock to derive the bit clock that is used to serialize the 16-bit data from each channel.

Features

  • 16-Bit Resolution, Dual-Channel, 1-GSPS ADC
  • Noise Floor: –159 dBFS/Hz
  • Spectral Performance (fIN = 170 MHz at –1 dBFS):
    • SNR: 70 dBFS
    • NSD: –157 dBFS/Hz
    • SFDR: 86 dBc (Including Interleaving Tones)
    • SFDR: 89 dBc (Except HD2, HD3, and Interleaving Tones)
  • Spectral Performance (fIN = 350 MHz at –1 dBFS):
    • SNR: 67.5 dBFS
    • NSD: –154.5 dBFS/Hz
    • SFDR: 75 dBc
    • SFDR: 85 dBc (Except HD2, HD3, and Interleaving Tones)
  • Channel Isolation: 100 dBc at fIN = 170 MHz
  • Input Full-Scale: 1.9 VPP
  • Input Bandwidth (3 dB): 1.2 GHz
  • On-Chip Dither
  • Integrated Wideband DDC Block
  • JESD204B Interface with Subclass 1 Support:
    • 2 Lanes per ADC at 10.0 Gbps
    • 4 Lanes per ADC at 5.0 Gbps
    • Support for Multi-Chip Synchronization
  • Power Dissipation: 1.35 W/ch at 1 GSPS
  • VQFNP-72 Package (10 mm × 10 mm)

Parametrics

Sample Rate (Max) (MSPS) 1000    
Features Ultra High Speed    
Resolution (Bits) 16    
Number of input channels 2    
SNR (dB) 70    
ENOB (Bits) 11.6    
SFDR (dB) 86    
Power consumption (Typ) (mW) 2700    
Input range (Vp-p) 1.9    
Interface JESD204B    
Operating temperature range (C) -40 to 85    
Analog input BW (MHz) 1200    
Input buffer Yes    
Package Group VQFN|72    
Package size: mm2:W x L (PKG) 72VQFN: 100 mm2: 10 x 10 (VQFN|72)    
Rating Catalog    
Architecture Pipeline    
Reference mode Int    

Companion Products

Technical Documents

Datasheet (1)

Application notes (1)

User guides (3)

Other Products in Same Family

� Texas Instruments Inc. Privacy Terms