SBAS734A March 2017  – July 2017 AMC1306E05 , AMC1306E25 , AMC1306M05 , AMC1306M25

PRODUCTION DATA. 

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Device Comparison Table
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Power Ratings
    6. 7.6 Insulation Specifications
    7. 7.7 Safety-Related Certifications
    8. 7.8 Safety Limiting Values
    9. 7.9 Electrical Characteristics: AMC1306x05
    10. 7.10Electrical Characteristics: AMC1306x25
    11. 7.11Switching Characteristics
    12. 7.12Insulation Characteristics Curves
    13. 7.13Typical Characteristics
  8. Detailed Description
    1. 8.1Overview
    2. 8.2Functional Block Diagram
    3. 8.3Feature Description
      1. 8.3.1Analog Input
      2. 8.3.2Modulator
      3. 8.3.3Isolation Channel Signal Transmission
      4. 8.3.4Digital Output
      5. 8.3.5Manchester Coding Feature
    4. 8.4Device Functional Modes
      1. 8.4.1Fail-Safe Output
      2. 8.4.2Output Behavior in Case of a Full-Scale Input
  9. Application and Implementation
    1. 9.1Application Information
      1. 9.1.1Digital Filter Usage
    2. 9.2Typical Applications
      1. 9.2.1Frequency Inverter Application
        1. 9.2.1.1Design Requirements
        2. 9.2.1.2Detailed Design Procedure
        3. 9.2.1.3Application Curve
      2. 9.2.2Isolated Voltage Sensing
        1. 9.2.2.1 Design Requirements
        2. 9.2.2.2Detailed Design Procedure
        3. 9.2.2.3Application Curve
      3. 9.2.3Do's and Don'ts
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1Layout Guidelines
    2. 11.2Layout Example
  12. 12Device and Documentation Support
    1. 12.1Device Support
      1. 12.1.1Device Nomenclature
        1. 12.1.1.1Isolation Glossary
    2. 12.2Documentation Support
      1. 12.2.1Related Documentation
    3. 12.3Related Links
    4. 12.4Receiving Notification of Documentation Updates
    5. 12.5Community Resources
    6. 12.6Trademarks
    7. 12.7Electrostatic Discharge Caution
    8. 12.8Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Refer to the PDF data sheet for device specific package drawings

Mechanical Data (Package|Pins)
  • DWV|8
Orderable Information

Detailed Description

Overview

The differential analog input (comprised of input signals AINP and AINN) of the AMC1306 is a fully-differential amplifier feeding the switched-capacitor input of a second-order, delta-sigma (ΔΣ) modulator stage that digitizes the input signal into a 1-bit output stream. The isolated data output DOUT of the converter provides a stream of digital ones and zeros that is synchronous to the externally-provided clock source at the CLKIN pin with a frequency in the range of 5 MHz to 21 MHz. The time average of this serial bitstream output is proportional to the analog input voltage.

The Functional Block Diagram section shows a detailed block diagram of the AMC1306. The analog input range is tailored to directly accommodate a voltage drop across a shunt resistor used for current sensing. The silicon-dioxide (SiO2) based capacitive isolation barrier supports a high level of magnetic field immunity as described in the ISO72x Digital Isolator Magnetic-Field Immunity application report, available for download at www.ti.com. The external clock input simplifies the synchronization of multiple current-sensing channels on the system level. The extended frequency range of up to 21 MHz supports higher performance levels compared to the other solutions available on the market.

Functional Block Diagram

AMC1306E05 AMC1306E25 AMC1306M05 AMC1306M25 ai_fbd_bas734.gif

Feature Description

Analog Input

The AMC1306 incorporates front-end circuitry that contains a differential amplifier and a sampling stage, followed by a ΔΣ modulator. The gain of the differential amplifier is set by internal precision resistors to a factor of 4 for devices with a specified input voltage range of ±250 mV (this value is for the AMC1306x25), or to a factor of 20 in devices with a ±50-mV input voltage range (for the AMC1306x05), resulting in a differential input impedance of 4.9 kΩ (for the AMC1306x05) or 22 kΩ (for the AMC1306x25). For reduced offset and offset drift, the differential amplifier is chopper-stabilized with the switching frequency set at fCLKIN / 32. The switching frequency generates a spur as shown in Figure 47.

AMC1306E05 AMC1306E25 AMC1306M05 AMC1306M25 D007_SBAS734.gif
sinc3 filter, OSR = 2, fCLKIN = 20 MHz, fIN = 1 kHz
Figure 47. Quantization Noise Shaping

Consider the input impedance of the AMC1306 in designs with high-impedance signal sources that can cause degradation of gain and offset specifications. The importance of this effect, however, depends on the desired system performance. Additionally, the input bias current caused by the internal common-mode voltage at the output of the differential amplifier is dependent on the actual amplitude of the input signal; see the Isolated Voltage Sensing section for more details on reducing these effects.

There are two restrictions on the analog input signals (AINP and AINN). First, if the input voltage exceeds the range AGND – 6 V to AVDD + 0.5 V, the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) diodes turn on. In addition, the linearity and noise performance of the device are ensured only when the differential analog input voltage remains within the specified linear full-scale range (FSR), that is ±250 mV (for the AMC1306x25) or ±50 mV (for the AMC1306x05), and within the specified input common-mode range.

Modulator

The modulator implemented in the AMC1306 is a second-order, switched-capacitor, feed-forward ΔΣ modulator, such as the one conceptualized in Figure 48. The analog input voltage VIN and the output V5 of the 1-bit digital-to-analog converter (DAC) are differentiated, providing an analog voltage V1 at the input of the first integrator stage. The output of the first integrator feeds the input of the second integrator stage, resulting in output voltage V3 that is differentiated with the input signal VIN and the output of the first integrator V2. Depending on the polarity of the resulting voltage V4, the output of the comparator is changed. In this case, the 1-bit DAC responds on the next clock pulse by changing the associated analog output voltage V5, causing the integrators to progress in the opposite direction and forcing the value of the integrator output to track the average value of the input.

AMC1306E05 AMC1306E25 AMC1306M05 AMC1306M25 ai_modulator_bas654.gif Figure 48. Block Diagram of a Second-Order Modulator

The modulator shifts the quantization noise to high frequencies, as shown in Figure 48. Therefore, use a low-pass digital filter at the output of the device to increase the overall performance. This filter is also used to convert from the 1-bit data stream at a high sampling rate into a higher-bit data word at a lower rate (decimation). TI's microcontroller families TMS320F2807x and TMS320F2837x offer a suitable programmable, hardwired filter structure termed a sigma-delta filter module (SDFM) optimized for usage with the AMC1306 family. Also, SD24_B converters on the MSP430F677x microcontrollers offer a path to directly access the integrated sinc-filters for a simple system-level solution for multichannel, isolated current sensing. An additional option is to use a suitable application-specific device, such as the AMC1210 (a four-channel digital sinc-filter). Alternatively, a field-programmable gate array (FPGA) can be used to implement the filter.

Isolation Channel Signal Transmission

The AMC1306 device uses an on-off keying (OOK) modulation scheme to transmit the modulator output bitstream across the capacitive SiO2-based isolation barrier. The transmitter modulates the bitstream at TX IN in Figure 49 with an internally-generated, 480-MHz carrier across the isolation barrier to represent a digital one and sends a no signal to represent the digital zero. The receiver demodulates the signal after advanced signal conditioning and produces the output. The symmetrical design of each isolation channel improves the CMTI performance and reduces the radiated emissions caused by the high-frequency carrier. The block diagram of an isolation channel integrated in the AMC1306 is shown in Figure 49.

AMC1306E05 AMC1306E25 AMC1306M05 AMC1306M25 ai_iso_channel.gif Figure 49. Block Diagram of an Isolation Channel

Figure 50 shows the concept of the on-off keying scheme.

AMC1306E05 AMC1306E25 AMC1306M05 AMC1306M25 ai_OOK_bas734.gif Figure 50. OOK-Based Modulation Scheme

Digital Output

A differential input signal of 0 V ideally produces a stream of ones and zeros that are high 50% of the time. A differential input of 250 mV (for the AMC1306x25) or 50 mV (for the AMC1306x05) produces a stream of ones and zeros that are high 89.06% of the time. With 16 bits of resolution, that percentage ideally corresponds to the code 58368. A differential input of –250 mV (–50 mV for the AMC1306x05) produces a stream of ones and zeros that are high 10.94% of the time and ideally results in code 7168 with 16-bit resolution. These input voltages are also the specified linear ranges of the different AMC1306 versions with performance as specified in this document. If the input voltage value exceeds these ranges, the output of the modulator shows nonlinear behavior when the quantization noise increases. The output of the modulator clips with a stream of only zeros with an input less than or equal to –320 mV (–64 mV for the AMC1306x05) or with a stream of only ones with an input greater than or equal to 320 mV (64 mV for the AMC1306x05). In this case, however, the AMC1306 generates a single 1 (if the input is at negative full-scale) or 0 every 128 clock cycles to indicate proper device function (see the Fail-Safe Output section for more details). The input voltage versus the output modulator signal is shown in Figure 51.

AMC1306E05 AMC1306E25 AMC1306M05 AMC1306M25 ai_anain-modout_bas512.gif Figure 51. Analog Input versus the AMC1306 Modulator Output

The density of ones in the output bitstream for any input voltage value (with the exception of a full-scale input signal, as described in the Output Behavior in Case of a Full-Scale Input section) can be calculated using Equation 1:

Equation 1. AMC1306E05 AMC1306E25 AMC1306M05 AMC1306M25 q_vin_sbas734.gif

The AMC1306 system clock is provided externally at the CLKIN pin. For more details, see the Switching Characteristics table and the Manchester Coding Feature section.

Manchester Coding Feature

The AMC1306Ex offers the IEEE 802.3-compliant Manchester coding feature that generates at least one transition per bit to support clock signal recovery from the bitstream. A Manchester coded bitstream is free of dc components. The Manchester coding combines the clock and data information using exclusive or (XOR) logical operation and results in a bitstream as shown in Figure 52. The duty cycle of the Manchester encoded bitstream depends on the duty cycle of the input clock CLKIN.

AMC1306E05 AMC1306E25 AMC1306M05 AMC1306M25 ai_manchester_bas734.gif Figure 52. Manchester Coded Output of the AMC1306Ex

Device Functional Modes

Fail-Safe Output

In the case of a missing high-side supply voltage AVDD, the output of a ΔΣ modulator is not defined and can cause a system malfunction. In systems with high safety requirements, this behavior is not acceptable. Therefore, the AMC1306 implements a fail-safe output function that ensures that the output DOUT of the device offers a steady-state bitstream of logic 0's in case of a missing AVDD, as shown in Figure 53.

Additionally, if the common-mode voltage of the input reaches or exceeds the specified common-mode overvoltage detection level VCMov as defined in the Electrical Characteristics table, the AMC1306 offers a steady-state bitstream of logic 1's at the output DOUT, as also shown in Figure 53.

AMC1306E05 AMC1306E25 AMC1306M05 AMC1306M25 ai_failsafe_bas734.gif Figure 53. Fail-Safe Output of the AMC1306

Output Behavior in Case of a Full-Scale Input

If a full-scale input signal is applied to the AMC1306 (that is, VIN ≥ VClipping), the device generates a single one or zero every 128 bits at DOUT, depending on the actual polarity of the signal being sensed, as shown in Figure 54. In this way, differentiating between a missing AVDD and a full-scale input signal is possible on the system level.

AMC1306E05 AMC1306E25 AMC1306M05 AMC1306M25 ai_FSinput_bas734.gif Figure 54. Overrange Output of the AMC1306