CD4086B CMOS Expandable 4-Wide 2-Input AND-OR-INVERT Gate | TI.com

CD4086B (ACTIVE)

CMOS Expandable 4-Wide 2-Input AND-OR-INVERT Gate

CMOS Expandable 4-Wide 2-Input AND-OR-INVERT Gate - CD4086B
Datasheet
 

Description

CD4086B contains one 4-wide 2-input AND-OR-INVERT gate with an INHIBIT/(EXP\) input and an ENABLE/EXP input. For a 4-wide A-O-I function INHIBIT/(EXP\) is tied to VSS and ENABLE/EXP to VDD. See Fig. 10 and its associated explanation for applications where a capability greater than 4-wide is required.

The CD4086B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

Features

  • Medium-speed operation - tPHL = 90 ns; tPLH = 140 ns (typ.) at 10 V
  • INHIBIT and ENABLE inputs
  • Buffered outputs
  • 100% tested for quiescent current at 20 V
  • Maximum input leakage current of 18 V over full package-temperature range; 100 nA at 18 V and 25°C
  • Noise margin (over full package temperature range):
        1 V at VDD = 5 V
        2 V at VDD = 10 V
        2.5 V at VDD = 15 V
  • Standardized, symmetrical output characteristics
  • 5-V, 10-V, and 15-V parametric ratings
  • Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Parametrics

Compare all products in Combination gate Email Download to Excel
Part number Order Technology Family VCC (Min) (V) VCC (Max) (V) Channels (#) Inputs per channel IOL (Max) (mA) Input type IOH (Max) (mA) Output type Features Data rate (Max) (Mbps) Rating Operating temperature range (C) Package Group Package size: mm2:W x L (PKG)
CD4086B Order now CD4000     3     18     1     2     6.8     Standard CMOS     -6.8     Push-Pull     Standard Speed (tpd > 50ns)     8     Catalog     -55 to 125     PDIP | 14
SOIC | 14    
See datasheet (PDIP)
14SOIC: 52 mm2: 6 x 8.65 (SOIC | 14)