Product details

Function Clock generator, Spread-spectrum clock generator Number of outputs 6 Output frequency (max) (MHz) 300 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type Differential, LVCMOS, XTAL Output type LVCMOS Operating temperature range (°C) -40 to 85 Features Integrated EEPROM, Pin programmable, SMBus, Spread-spectrum clocking (SSC) Rating Catalog
Function Clock generator, Spread-spectrum clock generator Number of outputs 6 Output frequency (max) (MHz) 300 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type Differential, LVCMOS, XTAL Output type LVCMOS Operating temperature range (°C) -40 to 85 Features Integrated EEPROM, Pin programmable, SMBus, Spread-spectrum clocking (SSC) Rating Catalog
TSSOP (PW) 20 41.6 mm² 6.5 x 6.4
  • High Performance 3:6 PLL Based Clock Synthesizer / Multiplier / Divider
  • User Programmable PLL Frequencies
  • EEPROM Programming Without the Need to Apply High Programming Voltage
  • Easy In-Circuit Programming via SMBus Data Interface
  • Wide PLL Divider Ratio Allows 0-ppm Output Clock Error
  • Clock Inputs Accept a Crystal or a Single-Ended LVCMOS or a Differential Input Signal
  • Accepts Crystal Frequencies from 8 MHz up to 54 MHz
  • Accepts LVCMOS or Differential Input Frequencies up to 200 MHz
  • Two Programmable Control Inputs [S0/S1, A0/A1] for User Defined Control Signals
  • Six LVCMOS Outputs with Output Frequencies up to 300 MHz
  • LVCMOS Outputs can be Programmed for Complementary Signals
  • Free Selectable Output Frequency via Programmable Output Switching Matrix [6x6] Including 7-Bit Post-Divider for Each Output
  • PLL Loop Filter Components Integrated
  • Low Period Jitter (Typ 60 ps)
  • Features Spread Spectrum Clocking (SSC) for Lowering System EMI
  • Programmable Output Slew-Rate Control (SRC) for Lowering System EMI
  • 3.3-V Device Power Supply
  • Industrial Temperature Range -40°C to 85°C
  • Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock™)
  • Packaged in 20-Pin TSSOP

  • High Performance 3:6 PLL Based Clock Synthesizer / Multiplier / Divider
  • User Programmable PLL Frequencies
  • EEPROM Programming Without the Need to Apply High Programming Voltage
  • Easy In-Circuit Programming via SMBus Data Interface
  • Wide PLL Divider Ratio Allows 0-ppm Output Clock Error
  • Clock Inputs Accept a Crystal or a Single-Ended LVCMOS or a Differential Input Signal
  • Accepts Crystal Frequencies from 8 MHz up to 54 MHz
  • Accepts LVCMOS or Differential Input Frequencies up to 200 MHz
  • Two Programmable Control Inputs [S0/S1, A0/A1] for User Defined Control Signals
  • Six LVCMOS Outputs with Output Frequencies up to 300 MHz
  • LVCMOS Outputs can be Programmed for Complementary Signals
  • Free Selectable Output Frequency via Programmable Output Switching Matrix [6x6] Including 7-Bit Post-Divider for Each Output
  • PLL Loop Filter Components Integrated
  • Low Period Jitter (Typ 60 ps)
  • Features Spread Spectrum Clocking (SSC) for Lowering System EMI
  • Programmable Output Slew-Rate Control (SRC) for Lowering System EMI
  • 3.3-V Device Power Supply
  • Industrial Temperature Range -40°C to 85°C
  • Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock™)
  • Packaged in 20-Pin TSSOP

The CDCE706 is one of the smallest and powerful PLL synthesizer / multiplier / divider available today. Despite its small physical outlines, the CDCE706 is very flexible. It has the capability to produce an almost independent output frequency from a given input frequency.

The input frequency can be derived from a LVCMOS, differential input clock, or a single crystal. The appropriate input waveform can be selected via the SMBus data interface controller.

To achieve an independent output frequency the reference divider M and the feedback divider N for each PLL can be set to values from 1 up to 511 for the M-Divider and from 1 up to 4095 for the N-Divider. The PLL-VCO (voltage controlled oscillator) frequency than is routed to the free programmable output switching matrix to any of the six outputs. The switching matrix includes an additional 7-bit post-divider (1-to-127) and an inverting logic for each output.

The deep M/N divider ratio allows the generation of zero ppm clocks from any reference input frequency (e.g., a 27-MHz).

The CDCE706 includes three PLLs of those one supports SSC (spread-spectrum clocking). PLL1, PLL2, and PLL3 are designed for frequencies up to 300 MHz and optimized for zero-ppm applications with wide divider factors.

PLL2 also supports center-spread and down-spread spectrum clocking (SSC). This is a common technique to reduce electro-magnetic interference. Also, the slew-rate controllable (SRC) output edges minimize EMI noise.

Based on the PLL frequency and the divider settings, the internal loop filter components will be automatically adjusted to achieve high stability and optimized jitter transfer characteristic of the PLL.

The device supports non-volatile EEPROM programming for easy-customized application. It is preprogrammed with a factory default configuration (see Figure 13) and can be reprogrammed to a different application configuration before it goes onto the PCB or re-programmed by in-system programming. A different device setting is programmed via the serial SMBus Interface.

Two free programmable inputs, S0 and S1, can be used to control for each application the most demanding logic control settings (outputs disable to low, outputs 3-state, power down, PLL bypass, etc).

The CDCE706 has three power supply pins, VCC, VCCOUT1, and VCCOUT2. VCC is the power supply for the device. It operates from a single 3.3-V supply voltage. VCCOUT1 and VCCOUT2 are the power supply pins for the outputs. VCCOUT1 supplies the outputs Y0 and Y1 and VCCOUT2 supplies the outputs Y2, Y3, Y4, and Y5. Both outputs supplies can be 2.3 V to 3.6 V. At output voltages lower than 3.3 V, the output drive current is limited.

The CDCE706 is characterized for operation from -40°C to 85°C.

The CDCE706 is one of the smallest and powerful PLL synthesizer / multiplier / divider available today. Despite its small physical outlines, the CDCE706 is very flexible. It has the capability to produce an almost independent output frequency from a given input frequency.

The input frequency can be derived from a LVCMOS, differential input clock, or a single crystal. The appropriate input waveform can be selected via the SMBus data interface controller.

To achieve an independent output frequency the reference divider M and the feedback divider N for each PLL can be set to values from 1 up to 511 for the M-Divider and from 1 up to 4095 for the N-Divider. The PLL-VCO (voltage controlled oscillator) frequency than is routed to the free programmable output switching matrix to any of the six outputs. The switching matrix includes an additional 7-bit post-divider (1-to-127) and an inverting logic for each output.

The deep M/N divider ratio allows the generation of zero ppm clocks from any reference input frequency (e.g., a 27-MHz).

The CDCE706 includes three PLLs of those one supports SSC (spread-spectrum clocking). PLL1, PLL2, and PLL3 are designed for frequencies up to 300 MHz and optimized for zero-ppm applications with wide divider factors.

PLL2 also supports center-spread and down-spread spectrum clocking (SSC). This is a common technique to reduce electro-magnetic interference. Also, the slew-rate controllable (SRC) output edges minimize EMI noise.

Based on the PLL frequency and the divider settings, the internal loop filter components will be automatically adjusted to achieve high stability and optimized jitter transfer characteristic of the PLL.

The device supports non-volatile EEPROM programming for easy-customized application. It is preprogrammed with a factory default configuration (see Figure 13) and can be reprogrammed to a different application configuration before it goes onto the PCB or re-programmed by in-system programming. A different device setting is programmed via the serial SMBus Interface.

Two free programmable inputs, S0 and S1, can be used to control for each application the most demanding logic control settings (outputs disable to low, outputs 3-state, power down, PLL bypass, etc).

The CDCE706 has three power supply pins, VCC, VCCOUT1, and VCCOUT2. VCC is the power supply for the device. It operates from a single 3.3-V supply voltage. VCCOUT1 and VCCOUT2 are the power supply pins for the outputs. VCCOUT1 supplies the outputs Y0 and Y1 and VCCOUT2 supplies the outputs Y2, Y3, Y4, and Y5. Both outputs supplies can be 2.3 V to 3.6 V. At output voltages lower than 3.3 V, the output drive current is limited.

The CDCE706 is characterized for operation from -40°C to 85°C.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 10
Type Title Date
* Data sheet Programmable 3-PLL Clock Synthesizer / Multiplier / Divider datasheet (Rev. I) 07 Feb 2008
Application note High Speed Layout Guidelines (Rev. A) 08 Aug 2017
User guide CDCE(L)9XX & CDCEx06 Programming Evaluation Module Manual (Rev. A) 22 Nov 2010
Application note Troubleshooting I2C Bus Protocol 19 Oct 2009
User guide CDCE(L)9XX & CDCEx06 Programming Evaluation Module Manual 09 Dec 2008
Application note CDCx706/x906 Termination and Signal Integrity Guidelines (Rev. A) 28 Nov 2007
EVM User's guide CDCE906/CDCE706 Programming EVM (Rev. B) 14 Aug 2007
User guide CDCE906/CDCE706 Performance EVM (Rev. B) 17 Apr 2007
Application note Clock Recommendations for the DM643x EVM 29 Nov 2006
Application note Recommended Terminations for the Differential Inputs of CDCE906/CDCE706 10 Aug 2006

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

CDCE906-706PERFEVM — CDCE906 & CDCE706 evaluation module

The CDCE906-706PERF-Evaluation Module allows the verification of the functionality and performance of CDCE906 and CDCE706 with the options of crystal differential and LVCMOS inputs. The six outputs can be connected to the oscilloscope directly with SMA cables.
User guide: PDF
Not available on TI.com
Evaluation board

CDCE906-706PROGEVM — CDCE906 and CDCE706 programmable EVM

User guide: PDF
Not available on TI.com
Application software & framework

SCAC097 Executable File Without LabVIEW 8.2 Run Time Engine

Supported products & hardware

Supported products & hardware

Products
Clock generators
CDCE706 300-MHz, LVCMOS, programmable 3-PLL clock synthesizer / multiplier / divider CDCE906 167-MHz, LVCMOS, programmable 3-PLL clock synthesizer / multiplier / divider CDCE913 Programmable 1-PLL VCXO clock synthesizer with 2.5-V or 3.3-V LVCMOS outputs CDCE925 Programmable 2-PLL VCXO clock synthesizer with 2.5-V or 3.3-V LVCMOS outputs CDCE937 Programmable 3-PLL VCXO clock synthesizer with 2.5-V or 3.3-V LVCMOS outputs CDCE949 Programmable 4-PLL VCXO clock synthesizer with 2.5-V or 3.3-V LVCMOS outputs
Driver or library

CDCE706SW-LINUX — Linux Driver for CDCE706

The Linux driver supports the CDCE706 Programmable 3-PLL Clock Synthesizer / Multiplier / Divider. The Linux driver supports communication through the I2C bus.
Linux Mainline Status

Available in Linux Main line: Yes
Available through git.ti.com: N/A

Supported Devices:
  • cdce706
Linux Source Files

The files (...)

Support software

CLOCKPRO ClockPro Software

TI's ClockPro software allows users to program/configure the following devices in a friendly GUI interface:

  • CDCE949
  • CDCE937
  • CDCE925
  • CDCE913
  • CDCE906
  • CDCE706
  • CDCEL949
  • CDCEL937
  • CDCEL925
  • CDCEL913

It is intended to be used with the evaluation modules of the above devices.

Supported products & hardware

Supported products & hardware

Products
Clock generators
CDCE706 300-MHz, LVCMOS, programmable 3-PLL clock synthesizer / multiplier / divider CDCE906 167-MHz, LVCMOS, programmable 3-PLL clock synthesizer / multiplier / divider CDCE913 Programmable 1-PLL VCXO clock synthesizer with 2.5-V or 3.3-V LVCMOS outputs CDCE925 Programmable 2-PLL VCXO clock synthesizer with 2.5-V or 3.3-V LVCMOS outputs CDCE937 Programmable 3-PLL VCXO clock synthesizer with 2.5-V or 3.3-V LVCMOS outputs CDCE949 Programmable 4-PLL VCXO clock synthesizer with 2.5-V or 3.3-V LVCMOS outputs CDCEL913 Programmable 1-PLL VCXO clock synthesizer with 1.8-V LVCMOS outputs CDCEL925 Programmable 2-PLL VCXO clock synthesizer with 1.8-V LVCMOS outputs CDCEL937 Programmable 3-PLL VCXO clock synthesizer with 1.8-V LVCMOS outputs CDCEL949 Programmable 4-PLL VCXO clock synthesizer with 1.8-V LVCMOS outputs
Hardware development
Evaluation board
CDCE906-706PROGEVM CDCE906 and CDCE706 programmable EVM CDCE913PERF-EVM CDCE913 Performance Evaluation Module CDCE925PERF-EVM CDCE925 Performance Evaluation Module CDCE949PERF-EVM CDCE949 Performance Evaluation Module CDCEL913PERF-EVM CDCEL913 Performance Evaluation Module CDCEL925PERF-EVM CDCEL925 Performance Evaluation Module CDCEL949PERF-EVM CDCEL949 Performance Evaluation Module CDCEL9XXPROGEVM CDCE(L)949 Family EEPROM Programming Board
Software
Software programming tool
CLOCKPRO ClockPro™ Programming Software
Support software

SCAC073 TI-Pro-Clock Programming Software

Supported products & hardware

Supported products & hardware

Products
Clock generators
CDC706 200-MHz, LVCMOS, custom-programmed 3-PLL clock synthesizer, multiplier & divider CDC906 167-MHz, LVCMOS, custom-programmed 3-PLL clock synthesizer, multiplier & divider CDCE706 300-MHz, LVCMOS, programmable 3-PLL clock synthesizer / multiplier / divider CDCE906 167-MHz, LVCMOS, programmable 3-PLL clock synthesizer / multiplier / divider CDCE913 Programmable 1-PLL VCXO clock synthesizer with 2.5-V or 3.3-V LVCMOS outputs CDCE925 Programmable 2-PLL VCXO clock synthesizer with 2.5-V or 3.3-V LVCMOS outputs CDCE937 Programmable 3-PLL VCXO clock synthesizer with 2.5-V or 3.3-V LVCMOS outputs CDCE949 Programmable 4-PLL VCXO clock synthesizer with 2.5-V or 3.3-V LVCMOS outputs CDCEL913 Programmable 1-PLL VCXO clock synthesizer with 1.8-V LVCMOS outputs CDCEL925 Programmable 2-PLL VCXO clock synthesizer with 1.8-V LVCMOS outputs CDCEL937 Programmable 3-PLL VCXO clock synthesizer with 1.8-V LVCMOS outputs CDCEL949 Programmable 4-PLL VCXO clock synthesizer with 1.8-V LVCMOS outputs
Simulation model

CDCE706 IBIS Model (Rev. A)

SCAC072A.ZIP (119 KB) - IBIS Model
Gerber file

CDCE906/CDCE706 PERF EVM Gerber Files

SCAC074.ZIP (963 KB)
Gerber file

CDCE906/CDCE706 PROG EVM Gerber files

SCAC075.ZIP (847 KB)
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
TSSOP (PW) 20 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos