CDCLVD2102 Low Jitter, Dual 1:2 Universal-to-LVDS Buffer | TI.com

CDCLVD2102
This product has been released to the market and is available for purchase. For some products, newer alternatives may be available.
Low Jitter, Dual 1:2 Universal-to-LVDS Buffer

Low Jitter, Dual 1:2 Universal-to-LVDS Buffer - CDCLVD2102
Datasheet
 

Recommended alternative parts

  • LMK00301  - The device has SIMILAR FUNCTIONALITY but is not functionally equivalent to the compared device.   Ultra low additive jitter,1:10 Universal Differential Buffer that can support LVDS

Description

The CDCLVD2102 clock buffer distributes two clock inputs (IN0, IN1) to a total of 4 pairs of differential LVDS clock outputs (OUT0, OUT3). Each buffer block consists of one input and 2 LVDS outputs. The inputs can either be LVDS, LVPECL, or LVCMOS.

The CDCLVD2102 is specifically designed for driving 50- transmission lines. If driving the inputs in single ended mode, the appropriate bias voltage (VAC_REF) should be applied to the unused negative input pin.

Using the control pin (EN), outputs can be either disabled or enabled. If the EN pin is left open two buffers with all outputs are enabled, if switched to a logical "0" both buffers with all outputs are disabled (static logical "0"), if switched to a logical "1", one buffer with two outputs is disabled and another buffer with two outputs is enabled. The part supports a fail safe function. It incorporates an input hysteresis, which prevents random oscillation of the outputs in absence of an input signal.

The device operates in 2.5V supply environment and is characterized from –40°C to 85°C (ambient temperature). The CDCLVD2102 is packaged in small 16-pin, 3-mm × 3-mm QFN package.

Features

  • Dual 1:2 Differential Buffer
  • Low Additive Jitter <300 fs RMS in 10-kHz to 20-MHz
  • Low Within Bank Output Skew of 15 ps (Max)
  • Universal Inputs Accept LVDS, LVPECL, LVCMOS
  • One Input Dedicated for Two Outputs
  • Total of 4 LVDS Outputs, ANSI EIA/TIA-644A Standard Compatible
  • Clock Frequency up to 800 MHz
  • 2.375–2.625V Device Power Supply
  • LVDS Reference Voltage, VAC_REF, Available for Capacitive Coupled Inputs
  • Industrial Temperature Range –40°C to 85°C
  • Packaged in 3mm × 3mm 16-Pin QFN (RGT)
  • ESD Protection Exceeds 3 kV HBM, 1 kV CDM
  • APPLICATIONS
    • Telecommunications/Networking
    • Medical Imaging
    • Test and Measurement Equipment
    • Wireless Communications
    • General Purpose Clocking

Design with CDCLVD2102

Frequency Number of Outputs
 MHz
Output Format

Parametrics

Compare all products in Clock buffers Email Download to Excel
Part number Order Function Additive RMS jitter (Typ) (fs) Output frequency (Max) (MHz) Number of outputs VCC out (V) VCC core (V) Output skew (ps) Features Operating temperature range (C) Rating Output type Package Group Package size: mm2:W x L (PKG) Input type
CDCLVD2102 Order now Differential     171     800     4     2.5     2.5     15     Dual 1:2 fanout
Universal inputs
Output enable control    
-40 to 85     Catalog     LVDS     VQFN | 16     16VQFN: 9 mm2: 3 x 3 (VQFN | 16)     LVCMOS
LVDS
LVPECL    
CDCLVD110A Order now Differential     111     1100     10     2.5     2.5       1:10 fanout
Individual output enable control    
-40 to 85     Catalog     LVDS     LQFP | 32
VQFN | 32    
32LQFP: 49 mm2: 7 x 7 (LQFP | 32)
32VQFN: 25 mm2: 5 x 5 (VQFN | 32)    
LVDS    
CDCLVD1204 Order now Differential     171     800     4     2.5     2.5     20     2:4 fanout
Universal inputs    
-40 to 85     Catalog     LVDS     VQFN | 16     16VQFN: 9 mm2: 3 x 3 (VQFN | 16)     LVCMOS
LVDS
LVPECL    
CDCLVD1208 Order now Differential     171     800     8     2.5     2.5     45     2:8 fanout
Universal inputs    
-40 to 85     Catalog     LVDS     VQFN | 28     28VQFN: 25 mm2: 5 x 5 (VQFN | 28)     LVCMOS
LVDS
LVPECL    
CDCLVD1212 Order now Differential     171     800     12     2.5     2.5     35     2:12 fanout
Universal inputs    
-40 to 85     Catalog     LVDS     VQFN | 40     40VQFN: 36 mm2: 6 x 6 (VQFN | 40)     LVCMOS
LVDS
LVPECL    
CDCLVD1213 Order now Differential     171     800     4     2.5     2.5     20     1:4 fanout
Selectable divider
Universal inputs    
-40 to 85     Catalog     LVDS     VQFN | 16     16VQFN: 9 mm2: 3 x 3 (VQFN | 16)     LVCMOS
LVDS
LVPECL    
CDCLVD1216 Order now Differential     171     800     16     2.5