CDCLVP1204 (ACTIVE) Low Jitter, 2-Input Selectable 1:4 Universal-to-LVPECL Buffer

 

Models (2)

Title Category Type Size (KB) Date Views
CDCLVPxxxx IBIS Model (Rev. B) IBIS Model ZIP 40 KB 04 Oct 2013 0 views
CDCLVP1204RGT HSpice Model HSpice Model ZIP 116 KB 07 Feb 2012 0 views

Design kits & evaluation modules (1)

Name Part# Type
CDCLVP1204 Evaluation Module CDCLVP1204EVM Evaluation Modules & Boards

Reference designs

TI Designs Reference Design Library is a robust reference design library spanning analog, embedded processor and connectivity. Created by TI experts to help you jump start your system design, all TI Designs include schematic or block diagrams, BOMs and design files to speed your time to market. Search and download designs at ti.com/tidesigns

TI Designs

SDI Video Aggregation Reference Design

This verified reference design is a complete four channel SDI aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous HD-SDI sources together into one 5.94 Gbps serial link. The serial data is transferred via copper or optical fiber where a second TLK10022 is used (...)

View the Important Notice for TI Designs covering authorized use, intellectual property matters and disclaimers.

Development tools (1)

Name Part# Type
SPICE-based analog simulation program TINA-TI Circuit Design & Simulation

Design with CDCLVP1204

Frequency Number of Outputs
 MHz
Output Format