Product details

Resolution (Bits) 14 Number of DAC channels 2 Interface type DDR LVDS Sample/update rate (Msps) 500 Features Low Power Rating Catalog Interpolation 1x Power consumption (typ) (mW) 464 SFDR (dB) 82 Architecture Current Source Operating temperature range (°C) -40 to 85 Reference type Ext, Int
Resolution (Bits) 14 Number of DAC channels 2 Interface type DDR LVDS Sample/update rate (Msps) 500 Features Low Power Rating Catalog Interpolation 1x Power consumption (typ) (mW) 464 SFDR (dB) 82 Architecture Current Source Operating temperature range (°C) -40 to 85 Reference type Ext, Int
VQFN (RGC) 64 81 mm² 9 x 9
  • Dual-Channel
  • 14-Bit Resolution
  • Maximum Sample Rate: 500 MSPS
  • Pin Compatible With Dual-Channel DAC3154, DAC3164, and Single-Channel DAC3151, DAC3161, and DAC3171
  • Input Interface:
    • 14 LVDS Inputs
    • Single, 14-Bit Interface or Dual, 7-Bit Interface
    • Single or Dual DDR Data Clock
    • Internal FIFO
  • Chip-to-Chip Synchronization
  • Power Dissipation: 460 mW
  • Spectral Performance at 20 MHz IF:
    • SNR: 76 dBFS
    • SFDR: 78 dBc
  • Current-Sourcing DACs
  • Compliance Range: –0.5 V to +1 V
  • Package: 64-Pin VQFN (9 mm × 9 mm)
  • Dual-Channel
  • 14-Bit Resolution
  • Maximum Sample Rate: 500 MSPS
  • Pin Compatible With Dual-Channel DAC3154, DAC3164, and Single-Channel DAC3151, DAC3161, and DAC3171
  • Input Interface:
    • 14 LVDS Inputs
    • Single, 14-Bit Interface or Dual, 7-Bit Interface
    • Single or Dual DDR Data Clock
    • Internal FIFO
  • Chip-to-Chip Synchronization
  • Power Dissipation: 460 mW
  • Spectral Performance at 20 MHz IF:
    • SNR: 76 dBFS
    • SFDR: 78 dBc
  • Current-Sourcing DACs
  • Compliance Range: –0.5 V to +1 V
  • Package: 64-Pin VQFN (9 mm × 9 mm)

The DAC3174 is a dual-channel, 14-bit, 500-MSPS, digital-to-analog converter (DAC). The DAC3174 uses a 14-bit, low-voltage differential signaling (LVDS) digital bus, with one or two independent dual-data rate (DDR) data clocks for flexibility in providing data from different sources in each channel.

An input first-in first out block (FIFO) allows independent data and sample clocks. FIFO input and output pointers can be synchronized across multiple devices for precise signal synchronization.

The DAC outputs are current sourcing and terminate to GND with a compliance range of –0.5 V to +1 V.

The DAC3174 is pin compatible with the dual-channel, 500-MSPS, 12-bit DAC3164 and 10-bit DAC3154, and the single-channel, 500-MSPS, 14-bit DAC3171, 12-bit DAC3161, and 10-bit DAC3151.

The device is available in a 64-pin VQFN PowerPAD™ package. and is specified over the full industrial temperature range of –40°C to +85°C.

The DAC3174 is a dual-channel, 14-bit, 500-MSPS, digital-to-analog converter (DAC). The DAC3174 uses a 14-bit, low-voltage differential signaling (LVDS) digital bus, with one or two independent dual-data rate (DDR) data clocks for flexibility in providing data from different sources in each channel.

An input first-in first out block (FIFO) allows independent data and sample clocks. FIFO input and output pointers can be synchronized across multiple devices for precise signal synchronization.

The DAC outputs are current sourcing and terminate to GND with a compliance range of –0.5 V to +1 V.

The DAC3174 is pin compatible with the dual-channel, 500-MSPS, 12-bit DAC3164 and 10-bit DAC3154, and the single-channel, 500-MSPS, 14-bit DAC3171, 12-bit DAC3161, and 10-bit DAC3151.

The device is available in a 64-pin VQFN PowerPAD™ package. and is specified over the full industrial temperature range of –40°C to +85°C.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet DAC3174 Dual, 14-Bit, 500-MSPS, Digital-to-Analog Converter datasheet (Rev. B) PDF | HTML 25 Jan 2017
Application note DAC348x Device Configuration and Synchronization 18 Feb 2013
More literature TI and Altera Ease Design Process with Compatible Evaluation Tools 25 Apr 2011
More literature TI and Xilinx Ease Design Process with Compatible Evaluation Tools 25 Apr 2011

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

DAC3174 IBIS Model

SLAM184.ZIP (44 KB) - IBIS Model
Simulation model

DAC3174 IBIS Model (Rev. A)

SLAM184A.ZIP (56 KB) - IBIS Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
VQFN (RGC) 64 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos