Product details

Resolution (Bits) 14 Number of DAC channels 1 Interface type Parallel LVDS Sample/update rate (Msps) 400 Features High Performance Rating Catalog Interpolation 1x Power consumption (typ) (mW) 820 SFDR (dB) 77 Architecture Current Sink Operating temperature range (°C) -40 to 85 Reference type Ext, Int
Resolution (Bits) 14 Number of DAC channels 1 Interface type Parallel LVDS Sample/update rate (Msps) 400 Features High Performance Rating Catalog Interpolation 1x Power consumption (typ) (mW) 820 SFDR (dB) 77 Architecture Current Sink Operating temperature range (°C) -40 to 85 Reference type Ext, Int
HTQFP (PHP) 48 81 mm² 9 x 9
  • 400-MSPS Update Rate
  • LVDS-Compatible Input Interface
  • Spurious Free Dynamic Range (SFDR) to Nyquist
    • 69 dBc at 70-MHz IF, 400 MSPS
  • W-CDMA Adjacent Channel Power Ratio ACPR
    • 73 dBc at 30.72-MHz IF, 122.88 MSPS
    • 71 dBc at 61.44-MHz IF, 245.76 MSPS
  • Differential Scalable Current Outputs: 2 mA to 20 mA
  • On-Chip 1.2-V Reference
  • Single 3.3-V Supply Operation
  • Power Dissipation: 820 at fclk = 400 MSPS, fout = 70 MHz
  • Package: 48-Pin HTQFP PowerPad™, TJA = 28.8°C/W
  • APPLICATIONS
    • Cellular Base Transceiver Station Transmit Channel
      • CDMA: WCDMA, CDMA2000, IS–95
      • TDMA: GSM, IS–136, EDGE/GPRS
      • Supports Single-Carrier and Multicarrier Applications
    • Test and Measurement: Arbitrary Waveform Generation
    • Direct Digital Synthesis (DDS)
    • Cable Modem Headend

PowerPAD is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

  • 400-MSPS Update Rate
  • LVDS-Compatible Input Interface
  • Spurious Free Dynamic Range (SFDR) to Nyquist
    • 69 dBc at 70-MHz IF, 400 MSPS
  • W-CDMA Adjacent Channel Power Ratio ACPR
    • 73 dBc at 30.72-MHz IF, 122.88 MSPS
    • 71 dBc at 61.44-MHz IF, 245.76 MSPS
  • Differential Scalable Current Outputs: 2 mA to 20 mA
  • On-Chip 1.2-V Reference
  • Single 3.3-V Supply Operation
  • Power Dissipation: 820 at fclk = 400 MSPS, fout = 70 MHz
  • Package: 48-Pin HTQFP PowerPad™, TJA = 28.8°C/W
  • APPLICATIONS
    • Cellular Base Transceiver Station Transmit Channel
      • CDMA: WCDMA, CDMA2000, IS–95
      • TDMA: GSM, IS–136, EDGE/GPRS
      • Supports Single-Carrier and Multicarrier Applications
    • Test and Measurement: Arbitrary Waveform Generation
    • Direct Digital Synthesis (DDS)
    • Cable Modem Headend

PowerPAD is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

The DAC5675 is a 14-bit resolution high-speed digital-to-analog converter. The DAC5675 is designed for high-speed digital data transmission in wired and wireless communication systems, high-frequency direct-digital synthesis (DDS), and waveform reconstruction in test and measurement applications. The DAC5675 has excellent spurious free dynamic range (SFDR) at high intermediate frequencies, which makes the DAC5675 well suited for multicarrier transmission in TDMA and CDMA based cellular base transceiver stations BTS.

The DAC5675 operates from a single-supply voltage of 3.3 V. Power dissipation is 820 mW at fclk = 400 MSPS, fout = 70 MHz. The DAC5675 provides a nominal full-scale differential current output of 20 mA, supporting both single-ended and differential applications. The output current can be directly fed to the load with no additional external output buffer required. The output is referred to the analog supply voltage AVDD.

The DAC5675 is manufactured on Texas Instruments advanced high-speed mixed-signal BiCMOS process.

The DAC5675 comprises a LVDS (low-voltage differential signaling) interface. LVDS features a low differential voltage swing with a low constant power consumption across frequency, allowing for high speed data transmission with low noise levels, i.e., low electromagnetic interference (EMI). LVDS is typically implemented in low-voltage digital CMOS processes, making it the ideal technology for high-speed interfacing between the DAC5675 and high-speed low-voltage CMOS ASICs or FPGAs. The DAC5675 current-source-array architecture supports update rates of up to 400 MSPS. On-chip edge-triggered input latches provide for minimum setup and hold times thereby relaxing interface timing.

The DAC5675 has been specifically designed for a differential transformer coupled output with a 50- doubly terminated load. With the 20-mA full-scale output current, both a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (–2 dBm) is supported. The last configuration is preferred for optimum performance at high output frequencies and update rates. The output voltage compliance ranges from 2.15 V to AVDD + 0.03 V.

An accurate on-chip 1.2-V temperature compensated bandgap reference and control amplifier allows the user to adjust this output current from 20 mA down to 2 mA. This provides 20-dB gain range control capabilities. Alternatively, an external reference voltage may be applied. The DAC5675 features a SLEEP mode, which reduces the standby power to approximately 150 mW.

The DAC5675 is available in a 48-pin HTQPP thermally enhanced PowerPad package. This package increases thermal efficiency in a standard size IC package. The device is characterized for operation over the industrial temperature range of –40°C to 85°C.

The DAC5675 is a 14-bit resolution high-speed digital-to-analog converter. The DAC5675 is designed for high-speed digital data transmission in wired and wireless communication systems, high-frequency direct-digital synthesis (DDS), and waveform reconstruction in test and measurement applications. The DAC5675 has excellent spurious free dynamic range (SFDR) at high intermediate frequencies, which makes the DAC5675 well suited for multicarrier transmission in TDMA and CDMA based cellular base transceiver stations BTS.

The DAC5675 operates from a single-supply voltage of 3.3 V. Power dissipation is 820 mW at fclk = 400 MSPS, fout = 70 MHz. The DAC5675 provides a nominal full-scale differential current output of 20 mA, supporting both single-ended and differential applications. The output current can be directly fed to the load with no additional external output buffer required. The output is referred to the analog supply voltage AVDD.

The DAC5675 is manufactured on Texas Instruments advanced high-speed mixed-signal BiCMOS process.

The DAC5675 comprises a LVDS (low-voltage differential signaling) interface. LVDS features a low differential voltage swing with a low constant power consumption across frequency, allowing for high speed data transmission with low noise levels, i.e., low electromagnetic interference (EMI). LVDS is typically implemented in low-voltage digital CMOS processes, making it the ideal technology for high-speed interfacing between the DAC5675 and high-speed low-voltage CMOS ASICs or FPGAs. The DAC5675 current-source-array architecture supports update rates of up to 400 MSPS. On-chip edge-triggered input latches provide for minimum setup and hold times thereby relaxing interface timing.

The DAC5675 has been specifically designed for a differential transformer coupled output with a 50- doubly terminated load. With the 20-mA full-scale output current, both a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (–2 dBm) is supported. The last configuration is preferred for optimum performance at high output frequencies and update rates. The output voltage compliance ranges from 2.15 V to AVDD + 0.03 V.

An accurate on-chip 1.2-V temperature compensated bandgap reference and control amplifier allows the user to adjust this output current from 20 mA down to 2 mA. This provides 20-dB gain range control capabilities. Alternatively, an external reference voltage may be applied. The DAC5675 features a SLEEP mode, which reduces the standby power to approximately 150 mW.

The DAC5675 is available in a 48-pin HTQPP thermally enhanced PowerPad package. This package increases thermal efficiency in a standard size IC package. The device is characterized for operation over the industrial temperature range of –40°C to 85°C.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 3
Type Title Date
* Data sheet DAC5675: 14-Bit, 400-MSPS Digital-To-Analog Converter datasheet (Rev. C) 27 Aug 2004
Application note CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 08 Jun 2008
Application note Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 02 Jun 2008

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
HTQFP (PHP) 48 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos