Low-power DLP® Display Controller

Low-power DLP® Display Controller - DLPC2607


The DLPC2607 is a low power DLP digital controller for battery powered display applications. The controller supports reliable operation of 0.3-WVGA, 0.24-VGA and 0.2-nHD DMDs. The DLPC2607 controller provides a convenient, multi-functional interface between system electronics and the DMD, enabling small form factor and low power displays.


  • Supports Reliable Operation of the 0.2-nHD,
    0.24-VGA, and 0.3-WVGA DMDs
  • Multi-Mode, 24-Bit Input Pixel Interfaces:
    • Supports Parallel or BT656 Bus Protocol
    • Supports Input Sizes from QVGA Through WVGA
    • Supports 1- to 60-Hz Frame Rates
    • Supports Pixel Clock up to 33.5 MHz
    • Supports Landscape and Portrait Orientations
    • Support 8-, 16-, 18-, and 24-Bit Bus Options
    • Supports 3 Input Color Bit-Depth Options:
      • RGB888, YCrCb888
      • RGB666, YCrCb666
      • RGB565, 4:2:2 YCrCb
  • Pixel Data Processing:
    • Image Resizing (Scaling)
    • Frame Rate Conversion
    • Color Coordinate Adjustment
    • Automatic Gain Control
    • Programmable Degamma
    • Spatial-Temporal Multiplexing (Dithering)
    • Video Processing Support:
      • Color Space Conversion
      • 4:2:2 to 4:4:4 Chroma Interpolation
      • Field Scaled De-Interlacing
  • Packaged in a 176-Pin, 0.4-mm Pitch, VFBGA
  • External Memory Support:
    • 166-MHz Mobile DDR SDRAM
    • 33.3-MHz Serial Flash
  • WVGA, VGA, and nHD DMD Display Support
    • DMD Bit-Plane Generation and Formatting
    • Programmable Bit-Plane Display Sequencer (Controls the LED Enables and DMD Loading)
    • 76.2-MHz Double Data Rate (DDR) DMD I/F
    • Pulse-Width Modulation (PWM) for Mirrors:
      • Auto DMD Parking at Power-Down
      • 24-Bit Bit-Depth on DMD
  • System Control:
    • I2C Control of Device Configuration
    • Programmable Splash Screens
    • Programmable LED Current Control
    • DMD Power and Mirror Driver Control
    • DMD Horizontal and Vertical Display Image Flip
    • Display Image Rotation
    • Flash-Based Configuration Batch Files
    • I/F Sleep Still Image Power Savings Mode
  • Test Support:
    • Built-In Test Pattern Generation
    • JTAG With Boundary Scan Test Support

View more

Parametrics Compare all products in Pico Chipsets

Chipset Family
Component Type
Display Resolution (Max)
Package Size: mm2:W x L (PKG)
Input Frame Rate (Max) (Hz)
Input Pixel Clock (Max) (MHz)
Video Ports
WVGA (854x480)   
176NFBGA: 49 mm2: 7 x 7(NFBGA)   
24-bit RGB