DLPS029F April   2013  – May 2019 DLPC350

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
    1.     Simplified Application
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
    1.     Pin Functions
    2. Table 1. Power and Ground Pin Descriptions
  6. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  I/O Electrical Characteristics
    6. 6.6  I2C0 and I2C1 Interface Timing Requirements
    7. 6.7  Port 1 Input Pixel Interface Timing Requirements
    8. 6.8  Port 2 Input Pixel Interface (FPD-Link Compatible LVDS Input) Timing Requirements
    9. 6.9  System Oscillator Timing Requirements
    10. 6.10 Reset Timing Requirements
    11. 6.11 Video Timing Input Blanking Specification
      1. 6.11.1 Source Input Blanking
    12. 6.12 Programmable Output Clocks Switching Characteristics
    13. 6.13 DMD Interface Switching Characteristics
    14. 6.14 JTAG Interface: I/O Boundary Scan Application Switching Characteristics
  7. 7 Parameter Measurement Information
    1. 7.1 Power Consumption
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Board Level Test Support
    4. 8.4 Device Functional Modes
      1. 8.4.1 Structured Light Applications
      2. 8.4.2 (LVDS) Receiver Supported Pixel Mapping Modes
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Applications
      1. 9.2.1 Typical Chipset Application
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
          1. 9.2.1.2.1 DLPC350 System Interfaces
            1. 9.2.1.2.1.1 Control Interface
            2. 9.2.1.2.1.2 Input Data Interface
          2. 9.2.1.2.2 DLPC350 System Output Interfaces
            1. 9.2.1.2.2.1 Illumination Interface
            2. 9.2.1.2.2.2 Trigger Interface (Sync Outputs)
          3. 9.2.1.2.3 DLPC350 System Support Interfaces
            1. 9.2.1.2.3.1 Reference Clock
            2. 9.2.1.2.3.2 PLL
            3. 9.2.1.2.3.3 Program Memory Flash Interface
          4. 9.2.1.2.4 DMD Interfaces
            1. 9.2.1.2.4.1 DLPC350 to DMD Digital Data
            2. 9.2.1.2.4.2 DLPC350 to DMD Control Interface
            3. 9.2.1.2.4.3 DLPC350 to DMD Micromirror Reset Control Interface
  10. 10Power Supply Recommendations
    1. 10.1 System Power and Reset
      1. 10.1.1 Default Conditions
        1. 10.1.1.1 1.2-V System Power
        2. 10.1.1.2 1.8-V System Power
        3. 10.1.1.3 1.9-V System Power
        4. 10.1.1.4 3.3-V System Power
        5. 10.1.1.5 FPD-Link Input LVDS System Power
      2. 10.1.2 System Power-up and Power-down Sequence
      3. 10.1.3 Power-On Sense (POSENSE) Support
      4. 10.1.4 Power-Good (PWRGOOD) Support
      5. 10.1.5 5-V Tolerant Support
      6. 10.1.6 Power Reset Operation
      7. 10.1.7 System Reset Operation
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 DMD Interface Design Considerations
      2. 11.1.2 DMD Termination Requirements
      3. 11.1.3 Decoupling Capacitors
      4. 11.1.4 Power Plane Recommendations
      5. 11.1.5 Signal Layer Recommendations
      6. 11.1.6 General Handling Guidelines for CMOS-Type Pins
      7. 11.1.7 PCB Manufacturing
        1. 11.1.7.1 General Guidelines
        2. 11.1.7.2 Trace Widths and Minimum Spacings
        3. 11.1.7.3 Routing Constraints
        4. 11.1.7.4 Fiducials
        5. 11.1.7.5 Flex Considerations
        6. 11.1.7.6 DLPC350 Thermal Considerations
    2. 11.2 Layout Example
      1. 11.2.1 Printed Circuit Board Layer Stackup Geometry
      2. 11.2.2 Recommended DLPC350 MOSC Crystal Oscillator Configuration
      3. 11.2.3 Recommended DLPC350 PLL Layout Configuration
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Video Timing Parameter Definitions
      2. 12.1.2 Device Nomenclature
      3. 12.1.3 Device Marking
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
    3. 12.3 Trademarks
    4. 12.4 Glossary
  13. 13Mechanical, Packaging, and Orderable Information
    1. 13.1 Package Option Addendum
      1. 13.1.1 Packaging Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)

5 Pin Configuration and Functions

ZFF Package
419 Pins BGA
Bottom View
DLPC350 po_DLPS029C.gif

Pin Functions

PIN(1) I/O
POWER		 I/O
TYPE
(2) 		INTERNAL TERMINATION CLK SYSTEM DESCRIPTION
NAME NUMBER
CONTROL
PWRGOOD H19 VDDC I4
H		 Async PWRGOOD is an active high signal with hysteresis that is generated by an external power supply or voltage monitor. A high value indicates all power is within operating voltage specs and the system is safe to exit its reset state. A transition from high to low should indicate that the controller or DMD supply voltage will drop below their rated minimum level within the next 0.5 ms (POSENSE must remain active high during this interval). This is an early warning of an imminent power loss condition. This warning is required to enhance long-term DMD reliability. A DMD park sequence, followed by a full controller reset, is performed by the DLPC350 controller when PWRGOOD goes low for a minimum of 4 µs protecting the DMD. This minimum de-assertion time is used to protect the input from glitches. Following this, the DLPC350 controller is held in its reset state as long as PWRGOOD is low. PWRGOOD must be driven high for normal operation. The DLPC350 controller acknowledges PWRGOOD as active after it is driven high for a minimum of 625 ns. Utilizes hysteresis.
POSENSE G21 I4
H		 Async Power-On Sense is an active high input signal with hysteresis that is generated by an external voltage monitor circuit. POSENSE must be driven inactive (low) when any of the controller supply voltages are below minimum operating voltage specs. POSENSE must be active (high) when all controller supply voltages remain above minimum specs.
POWER_ON_OFF N21 VDD33 B2 Async POWER_ON_OFF is an active high input signal which controls the DLPC350 standby feature. When this signal is externally driven high, the DLPC350 is commanded to active mode. When driven low, the DLPC350 is commanded to standby mode.
EXT_PWR_ON D21 VDD33 B2 Async Signal to host processor or power supply to indicate that the DLPC350 controller is powered on. Asserted just before INIT_DONE.
HOLD_IN_BOOT D18 VDD33 B2 External pullup required N/A
INIT_DONE F19 VDD33 B2 Async Prior to transferring part of code from parallel flash content to internal memory, the internal memory is initialized and a memory test is performed. The result of this test (pass or fail) is recorded in the system status. If the memory test fails, the initialization process is halted. INIT_DONE is asserted twice to indicate an error situation. See Figure 23 and note that GPIO26 is the INIT_DONE signal.
I2C_ADDR_SEL F21 VDD33 B2 Async This signal is sampled during power-up. If the signal is low, the I2C slave addresses are 0x34 and 0x35. If the signal is high, the I2C slave addresses are 0x3A and 0x3B. After the system has been initialized, this signal is available as a GPIO.
I2C1_SCL J3 VDD33 B2 Requires an external pullup to 3.3 V. The minimum acceptable pullup value is 1 kΩ. N/A I2C clock. bidirectional, open-drain signal. I2C slave clock input from the external processor. This bus supports the frequency as specified in I2C0 and I2C1 Interface Timing Requirements.
I2C1_SDA J4 VDD33 B2 Requires an external pullup to 3.3 V. The minimum acceptable pullup value is 1 kΩ. I2C1_SCL I2C data. bidirectional, open drain signal. I2C slave to accept command or transfer data to and from the external processor. This bus supports the frequency as specified in I2C0 and I2C1 Interface Timing Requirements.
I2C0_SCL M2 VDD33 B8 Requires an external pullup to 3.3 V. The minimum acceptable pullup value is 1 kΩ. This input is not 5-V tolerant. N/A I2C Bus 0, Clock; I2C master for on-board peripherals such as temperature sensor. This bus supports the frequency as specified in I2C0 and I2C1 Interface Timing Requirements.
I2C0_SDA M3 VDD33 B8 Requires an external pullup to 3.3 V. The minimum acceptable pullup value is 1 kΩ. This input is not 5-V tolerant. I2C0_SCL I2C Bus 0, Data; I2C master for on-board peripherals such as temperature sensor. This bus supports the frequency as specified in I2C0 and I2C1 Interface Timing Requirements.
SYSTEM CLOCK
MOSC A14 VDD33 I10 N/A System clock oscillator input (3.3-V LVCMOS). Note that the MOSC must be stable a maximum of 25 ms after POSENSE transitions from high to low.
MOSCN A15 VDD33 O10 N/A MOSC crystal return
PORT 1: PARALLEL VIDEO/GRAPHICS INPUT(3)(4)(5)
P1A_CLK W15 VDD33 I4 Includes an internal pulldown N/A Port 1 input data pixel write clock 'A'
P1B_CLK AB17 VDD33 I4 Includes an internal pulldown N/A Port 1 input data pixel write clock 'B'
P1C_CLK Y16 VDD33 I4 Includes an internal pulldown N/A Port 1 input data pixel write clock 'C'
P1_VSYNC Y15 VDD33 B1
H		 Includes an internal pulldown P1A_CLK Port 1 vertical sync; utilizes hysteresis
P1_HSYNC AB16 VDD33 B1
H		 Includes an internal pulldown P1A_CLK Port 1 horizontal sync; utilizes hysteresis
P1_DATEN AA16 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 data enable
P1_FIELD W14 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 field sync; required for interlaced sources only (and not progressive)
P1_A_9 AB20 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 A channel input pixel data (bit weight 128)
P1_A_8 AA19 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 A channel input pixel data (bit weight 64)
P1_A_7 Y18 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 A channel input pixel data (bit weight 32)
P1_A_6 W17 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 A channel input pixel data (bit weight 16)
P1_A_5 AB19 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 A channel input pixel data (bit weight 8)
P1_A_4 AA18 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 A channel input pixel data (bit weight 4)
P1_A_3 Y17 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 A channel input pixel data (bit weight 2)
P1_A_2 AB18 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 A channel input pixel data (bit weight 1)
P1_A_1 W16 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 A channel input pixel data (bit weight 0.5)
P1_A_0 AA17 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 A channel input pixel data (bit weight 0.25)
P1_B_9 U21 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 B channel input pixel data (bit weight 128)
P1_B_8 U20 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 B channel input pixel data (bit weight 64)
P1_B_7 V22 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 B channel input pixel data (bit weight 32)
P1_B_6 U19 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 B channel input pixel data (bit weight 16)
P1_B_5 V21 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 B channel input pixel data (bit weight 8)
P1_B_4 W22 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 B channel input pixel data (bit weight 4)
P1_B_3 W21 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 B channel input pixel data (bit weight 2)
P1_B_2 AA20 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 B channel input pixel data (bit weight 1)
P1_B_1 Y19 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 B channel input pixel data (bit weight 0.5)
P1_B_0 W18 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 B channel input pixel data (bit weight 0.25)
P1_C_9 P21 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 C channel input pixel data (bit weight 128)
P1_C_8 P22 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 C channel input pixel data (bit weight 64)
P1_C_7 R19 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 C channel input pixel data (bit weight 32)
P1_C_6 R20 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 C channel input pixel data (bit weight 16)
P1_C_5 R21 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 C channel input pixel data (bit weight 8)
P1_C_4 R22 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 C channel input pixel data (bit weight 4)
P1_C_3 T21 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 C channel input pixel data (bit weight 2)
P1_C_2 T20 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 C channel input pixel data (bit weight 1)
P1_C_1 T19 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 C channel input pixel data (bit weight 0.5)
P1_C_0 U22 VDD33 I4 Includes an internal pulldown P1A_CLK Port 1 C channel input pixel data (bit weight 0.25)
PORT 2: FPD-LINK COMPATIBLE VIDEO/GRAPHICS INPUT(6)
RCK_IN_P Y9 VDD33_FPD I5 Includes weak internal pulldown N/A Positive differential input signal for Clock, FPD-Link receiver
RCK_IN_N W9 VDD33_FPD I5 Includes weak internal pulldown N/A Negative differential input signal for Clock, FPD-Link receiver
RA_IN_P AB10 VDD33_FPD I5 Includes weak internal pulldown RCK_IN Positive differential input signal for data channel A, FPD-Link receiver
RA_IN_N AA10 VDD33_FPD I5 Includes weak internal pulldown RCK_IN Negative differential input signal for data channel A, FPD-Link receiver
RB_IN_P Y11 VDD33_FPD I5 Includes weak internal pulldown RCK_IN Positive differential input signal for data channel B, FPD-Link receiver
RB_IN_N W11 VDD33_FPD I5 Includes weak internal pulldown RCK_IN Negative differential input signal for data channel B, FPD-Link receiver
RC_IN_P AB12 VDD33_FPD I5 Includes weak internal pulldown RCK_IN Positive differential input signal for data channel C, FPD-Link receiver
RC_IN_N AA12 VDD33_FPD I5 Includes weak internal pulldown RCK_IN Negative differential input signal for data channel C, FPD-Link receiver
RD_IN_P Y13 VDD33_FPD I5 Includes weak internal pulldown RCK_IN Positive differential input signal for data channel D, FPD-Link receiver
RD_IN_N W13 VDD33_FPD I5 Includes weak internal pulldown RCK_IN Negative differential input signal for data channel D, FPD-Link receiver
RE_IN_P AB14 VDD33_FPD I5 Includes weak internal pulldown RCK_IN Positive differential input signal for data channel E, FPD-Link receiver
RE_IN_N AA14 VDD33_FPD I5 Includes weak internal pulldown RCK_IN Negative differential input signal for data channel E, FPD-Link receiver
DMD INTERFACE
DMD_D0 A8 VDD_DMD O7 DMD_DCLK DMD data pins. DMD data pins are double data rate (DDR) signals that are clocked on both edges of DMD_DCLK.
All 24 DMD data signals are use to interface to the DMD.
DMD_D1 B8
DMD_D2 C8
DMD_D3 D8
DMD_D4 B11
DMD_D5 C11
DMD_D6 D11
DMD_D7 E11
DMD_D8 C7
DMD_D9 B10
DMD_D10 E7
DMD_D11 D10
DMD_D12 A6
DMD_D13 A12
DMD_D14 B12
DMD_D15 C12
DMD_D16 D12
DMD_D17 B7
DMD_D18 A10
DMD_D19 D7
DMD_D20 B6
DMD_D21 E9
DMD_D22 C10
DMD_D23 C6
DMD_DCLK A9 VDD_DMD O7 N/A DMD data clock (DDR)
DMD_LOADB B9 VDD_DMD O7 DMD_DCLK DMD data load signal (active-low)
DMD_SCTRL C9 VDD_DMD O7 DMD_DCLK DMD data serial control signal
DMD_TRC D9 VDD_DMD O7 DMD_DCLK DMD data toggle rate control
DMD_DRC_BUS D5 VDD_DMD O7 DMD_SAC_CLK DMD reset control bus data
DMD_DRC_STRB C5 VDD_DMD O7 DMD_SAC_CLK DMD reset control bus strobe
DMD_DRC_OE B5 VDD_DMD O7 Requires a 30 to 51-kΩ external pullup resistor to VDD_DMD. Async DMD reset control enable (active-low)
DMD_SAC_BUS D6 VDD_DMD O7 DMD_SAC_CLK DMD stepped-address control bus data
DMD_SAC_CLK A5 VDD_DMD O7 N/A DMD stepped-address control bus clock
DMD_PWR_EN G20 VDD_DMD O2 Async DMD Power Enable control. This signal indicates to an external regulator that the DMD is powered.
EXRES A3 O Async DMD drive strength adjustment precision reference. A ± 1% external precision resistor should be connected to this pin.
FLASH INTERFACE
PM_CS_1 U2 VDD33 O2 Async Boot flash (active low). Required for boot memory
PM_CS_2 U1 VDD33 O2 Async Optional for additional flash (up to 128 Mb)
PM_ADDR_22 V3 VDD33 B2 Async Flash memory address bit
PM_ADDR_21 W1
PM_ADDR_20 W2 O2
PM_ADDR_19 Y1
PM_ADDR_18 AB2
PM_ADDR_17 AA3
PM_ADDR_16 Y4
PM_ADDR_15 W5
PM_ADDR_14 AB3
PM_ADDR_13 AA4
PM_ADDR_12 Y5
PM_ADDR_11 W6
PM_ADDR_10 AB4
PM_ADDR_9 AA5
PM_ADDR_8 Y6
PM_ADDR_7 W7
PM_ADDR_6 AB5
PM_ADDR_5 AA6
PM_ADDR_4 Y7
PM_ADDR_3 AB6
PM_ADDR_2 W8
PM_ADDR_1 AA7
PM_ADDR_0 AB7
PM_WE V2 VDD33 O2 Async Write enable (active low)
PM_OE U4 VDD33 O2 Async Output enable (active low)
PM_BLS_1 AA8 VDD33 O2 Async Upper byte(15:8) enable
PM_BLS_0 AB8 VDD33 O2 Async Lower byte(7:0) enable
PM_DATA_15 M1 VDD33 B2 Async Data bits, upper byte
PM_DATA_14 N1
PM_DATA_13 N2
PM_DATA_12 N3
PM_DATA_11 N4
PM_DATA_10 P1
PM_DATA_9 P2
PM_DATA_8 P3
PM_DATA_7 P4 VDD33 B2 Async Data bits, lower byte
PM_DATA_6 R2
PM_DATA_5 R3
PM_DATA_4 R4
PM_DATA_3 T1
PM_DATA_2 T2
PM_DATA_1 T3
PM_DATA_0 T4
LED DRIVER INTERFACE
HEARTBEAT C16 VDD33 B2 Async LED blinks continuously (heartbeat) to indicate the system is operational. The period is one second with a 50% duty cycle.
FAULT_STATUS B16 VDD33 B2 Async LED off indicates any system fault
LEDR_PWM K2 VDD33 O2 Async LED red PWM output
LEDG_PWM K3 LED green PWM output
LEDB_PWM K4 LED blue PWM output
LEDR_EN L3 VDD33 O2 Async LED red PWM output enable control
LEDG_EN L4 LED green PWM output enable control
LEDB_EN K1 LED blue PWM output enable control
TRIGGER CONTROL
TRIG_IN_1 G19 VDD33 B2 Async In trigger mode 1, this signal is used to advance the pattern display. In trigger mode 2, the rising edge displays the pattern and the falling edge displays the next indexed pattern.
TRIG_IN_2 F22 VDD33 B2 Async In trigger mode 1, this signal is used to start (rising edge) and stop (falling edge) the pattern display. It works along with the software start and stop command. In trigger mode 2, this signal is used to advance the pattern by two indexes.
TRIG_OUT_1 C17 VDD33 B2 Async Active high trigger output signal during pattern exposure
TRIG_OUT_2 K21 VDD33 B2 Async Active high trigger output to indicate first pattern display
PERIPHERAL INTERFACE
USB_DAT_N E3 VDD33 B9 Async USB D– I/O for USB 1.1 full speed command interface. TI strongly recommends a 5.0-W external series resistance (of 22 Ω) to limit the potential impact of a continuous short circuit between USB_DAT_N and either VBUS, GND, the other data line, or the cable. For additional protection, an optional 200-mA Shottky diode from USB_DAT_N to VDD33 can also be added.
USB_DAT_P E2 USB D+ I/O for USB 1.1 full speed command interface. TI strongly recommends a 5.0-W external series resistance (of 22 Ω) to limit the potential impact of a continuous short circuit between USB_DAT_P and either VBUS, GND, the other data line, or the cable. For additional protection, an optional 200-mA Shottky diode from USB_DAT_P to VDD33 can also be added. The pin is required to be pulled high to 3.3V through a 1.5 KΩ resistor after the USB is enabled for correct operation.
USB_EN C18 VDD33 B2 Async USB enable
UART_TXD L19 VDD33 O2 Async Transmit data output. Reserved for debug messages
UART_RXD L21 VDD33 I4 Async Receive data input. Reserved for debug messages
UART_RTS M19 VDD33 O2 Async Ready to send hardware flow control output. Reserved for debug messages
UART_CTS L20 VDD33 I4 Async Clear to send hardware flow control input. Reserved for debug messages
GPIOS(7) ALTERNATIVE MODE
GPIO_36 G1 VDD33 B2 Async None
GPIO_35 H4 VDD33 B2 Async None
GPIO_34 H3 VDD33 B2 Async None
GPIO_33 H2 VDD33 B2 Async None
GPIO_29 F20 VDD33 B2 Async None
GPIO_28 E22 VDD33 B2 Async None
GPIO_27 E21 VDD33 B2 Async None
GPIO_25 D22 VDD33 B2 Async None
GPIO_24 E20 VDD33 B2 Async None
GPIO_21 N20 VDD33 B2 Async None
GPIO_20 N19 VDD33 B2 Async None
GPIO_15 B19 VDD33 B2 Async None
GPIO_14 B18 VDD33 B2 Async None
GPIO_13 L2 VDD33 B2 Async None
GPIO_12 M4 VDD33 B2 Async OCLKD (Output)
GPIO_11 A19 VDD33 B2 Async OCLKC (Output)
GPIO_06 A18 VDD33 B2 Async PWM_IN_1 (Input)
GPIO_05 D16 VDD33 B2 Async PWM_IN_0 (Input)
GPIO_02 A17 VDD33 B2 Async PWM_STD_2 (Output)
GPIO_00 C15 VDD33 B2 Async PWM_STD_0 (Output)
FAN_LOCKED B17 VDD33 B2 Async Feedback from fan to indicate fan is connected and running (unimplemented, pull high through 3.3 kΩ resistor)
FAN_PWM D15 VDD33 B2 Async Fan PWM speed control (not user controllable, defaults to output 1% duty cycle to enable running fan near maximum speed)
CONTROLLER MANUFACTURER TEST SUPPORT
HW_TEST_EN V7 VDD33 I4
H 		Includes internal pulldown N/A Reserved for test. Should be connected directly to ground on the PCB for normal operation
BOARD LEVEL TEST AND DEBUG
TDI P18 VDD33 I4 Includes internal pullup TCK JTAG serial data in.(8)
TCK R18 VDD33 I4 Includes internal pullup N/A JTAG serial data clock.(8)
TMS1 V15 VDD33 I4 Includes internal pullup TCK JTAG test mode select.(8)
TDO1 L18 VDD33 O1 TCK JTAG serial data out.(8)
TRST V17 VDD33 I4
H 		Includes internal pullup Async JTAG, RESET (active-low). This pin should be pulled high (or left unconnected) when the JTAG interface is in use for boundary scan. Connect this pin to ground otherwise. Failure to tie this pin low during normal operation causes startup and initialization problems.(8)
RTCK G18 VDD33 O2 N/A JTAG return clock.(1)
ICTSEN V6 VDD33 I4
H		 Includes internal pulldown. External pulldown recommended for added protection. Async IC 3-State Enable (active high). Asserting high 3-states all outputs except the JTAG interface. ICTSEN and TRST should be electrically tied together to put IC pins in tri-state during JTAG boundary scan operations in case other chips exist on the board interfacing with DLPC350.
RESERVED PINS
RESERVED N22, M22, P19, P20 VDD33 I4 Includes an internal pulldown N/A Reserved(1)
RESERVED V16 VDD33 I4 Includes an internal pullup N/A
RESERVED D1, J2 VDD33 I4 N/A
RESERVED F1, F2, G2, G3, G4 VDD33 O2 Includes internal pulldown N/A Leave these pins unconnected(1)
RESERVED F3, J1, M21, U3 VDD33 O2 N/A
RESERVED H20, M18, M20 VDD33 O1 N/A
RESERVED H21, H22, J19, J20, J21, J22, K19, K20 VDD33 B2 Includes internal pulldown N/A Reserved(1)
RESERVED C1, D2, F4 VDD33 B2 N/A
(1) See General Handling Guidelines for Unused CMOS-Type Pins in the Layout section for instructions on handling unused pins.
(2) I/O Type: I indicates input, O indicates output, B indicates bidirectional, and H indicates hysteresis. See Table 2 for subscript explanation.
(3) Port 1 can be used to support multiple source options (e.g. HDMI, BT656) for a given product. To do so, the data bus from both source components must be connected to the same port 1 pins and control given to the DLPC350 to 3-state the "inactive" source. Tying them together like this will cause some signal degradation due to reflections on the 3-stated path.
(4) The A, B, and C input data channels of Port 1 can be internally swapped for optimum board layout.
(5) Sources feeding less than the full 10-bits per color component channel should be MSB justified when connected to the DLPC350 and LSBs tied off to zero. For example, an 8-bit per color input should be connected to bits 9:2 of the corresponding A, B, or C input channel. BT656 are 8 or 10 bits in width. If a BT656 type input is utilized, the data bits must be MSB justified as with the other types of input sources on either of the A, B, or C data input channels.
(6) Port 2 is a single-channel FPD-Link compatible input interface. FPD-Link is a defacto industry standard flat-panel display interface, which utilizes the high bandwidth capabilities of LVDS signaling to serialize video or graphics data down to a couple wires to provide a low wire count and low EMI interface. Port 2 supports sources rates up to a maximum effective clock of 90 MHz. The Port 2 input pixel data must adhere to one of four supported data mapping formats (see Table 9). Given that Port 2 inputs contain weak pulldown resistors, they can be left floating when not used.
(7) GPIO signals must be configured via software for input, output, bidirectional, or open-drain. Some GPIOs have one or more "alternative use" modes which are also software configurable. The reset default for all optional GPIOs is as an input signal. However, any alternate function connected to these GPIO pins with the exception of General Purpose Clocks and PWM Generation, will be reset. An external pullup to the 3.3-V supply is required for each signal configured as open-drain. External pullup or pulldown resistors may be required to ensure stable operation before software is able to configure these ports.
(8) All JTAG signals are LVCMOS compatible.

Table 1. Power and Ground Pin Descriptions

POWER GROUP PIN NUMBER DESCRIPTION
PLLM_VSS B15 Master clock generator PLL ground return
PLLM_VDD E14 1.2-V master clock generator PLL digital power(1)
PLLM_VAD D14 1.8-V master clock generator PLL analog power(1)
PLLM_VAS C14 Master clock generator PLL ground return
PLLD_VSS B14 DDR clock generator PLL ground return
PLLD_VDD E13 1.2-V DDR clock generator PLL digital power
PLLD_VAD D13 1.8-V DDR clock generator PLL analog power(1)
PLLD_VAS C13 DDR clock generator PLL ground return
VSS E5, D4, C3, B2, A2, N6, F11, J9, J10, J11, J12, J13, J14, K9, K10, K11, K12, K13, K14, L9, L10, L11, L12, L13, L14, M9, M10, M11, M12, M13, M14, N9, N10, N11, N12, N13, N14, P9, P10, P11, P12, P13, P14, H1, B1, C2, D3, E4, V5, W4, Y3, AA1, AA2, U8, U15, A21, A22, B21, B22, C20, D19, E18, V18, W19, Y20, AA21, AB22, M17, C22, C21, D20, E19, K22, L22, V19, V20, W20, Y21, R1, Y2, W3, V4, F9, A7, B3, B4, C4, A13, B13, B20, C19, Y14, Y12, W12, W10, Y10, AA13, AB13, AA11, AB11, Y8, AA9, F14, V14, V8 Common Ground (105)
VDDC F12, F7, F6, G6, M6, F5, G5, M5, U6, U7, F17, G17, U16, U17, F18, N17, U18, U5, F16, E6, E12, E17, K6, L6, P6, R6, K17, L17, P17, R17 Core 1.2-V Power
VDD33 AB1, F15, T5, T6, AA22, H6, J6, L1, E1, H5, J5, K5, L5, N5, P5, U9, U14, H17, J17, T17, Y22, T22, G22, H18, J18, N18, R5, V1, A20, A16, E15, V9, AA15, AB15, AB21, AB9, T18, K18, F13 LVCMOS I/O 3.3-V Power
VDD_DMD F10, F8, A4, A11, E8, E10 1.9-V DMD interface voltage
VDD12_FPD U11, U12, V12, V11 FPD-Link LVDS interface 1.2-V power(1)
VDD33_FPD U10, U13, V13, V10 FPD-Link LVDS interface 3.3-V power(1)
Spare E16 TI recommends that this signal be tied to ground via an external pulldown resistor
VPGM D17 Fuse programming pin (for manufacturing use only); this signal should be tied directly to ground for normal operation
(1) Special filter is required for proper operation. See PLL.