Home Interface LVDS, M-LVDS & PECL ICs
Home
Interface
LVDS, M-LVDS & PECL ICs

DS25CP104A

ACTIVE

3.125-Gbps 4x4 LVDS crosspoint switch with TX pre-emphasis & RX equalization

Order now
Data sheet

DS25CP104A

ACTIVE
Data sheet Order now

Product details

Function Crosspoint, Equalizer Protocols CML, LVDS, LVPECL Number of transmitters 4 Number of receivers 4 Supply voltage (V) 3.3 Signaling rate (MBits) 3125 Input signal CML, LVDS, LVPECL Output signal LVDS Rating Catalog Operating temperature range (°C) -40 to 85
Function Crosspoint, Equalizer Protocols CML, LVDS, LVPECL Number of transmitters 4 Number of receivers 4 Supply voltage (V) 3.3 Signaling rate (MBits) 3125 Input signal CML, LVDS, LVPECL Output signal LVDS Rating Catalog Operating temperature range (°C) -40 to 85
WQFN (RTA) 40 36 mm² 6 x 6
  • DC - 3.125 Gbps Low Jitter, Low Skew, Low Power Operation
  • Pin and SMBus Configurable, Fully Differential, Non-Blocking Architecture
  • Pin (Two Levels) and SMBus (Four Levels) Selectable Pre-Emphasis and Equalization Eliminate ISI Jitter
  • Wide Input Common Mode Range Enables Easy Interface to CML and LVPECL Drivers
  • LOS Circuitry Detects Open Inputs Fault Condition
  • On-Chip 100Ω Input and Output Termination Minimizes Insertion and Return Losses, Reduces Component Count, Minimizes Board Space The DS25CP114 Eliminates the On-Chip Input Termination for Added Design Flexibility.
  • 8 kV ESD on LVDS I/O Pins Protects Adjoining Components
  • Small 6 mm x 6 mm WQFN-40 Space Saving Package

All trademarks are the property of their respective owners.

  • DC - 3.125 Gbps Low Jitter, Low Skew, Low Power Operation
  • Pin and SMBus Configurable, Fully Differential, Non-Blocking Architecture
  • Pin (Two Levels) and SMBus (Four Levels) Selectable Pre-Emphasis and Equalization Eliminate ISI Jitter
  • Wide Input Common Mode Range Enables Easy Interface to CML and LVPECL Drivers
  • LOS Circuitry Detects Open Inputs Fault Condition
  • On-Chip 100Ω Input and Output Termination Minimizes Insertion and Return Losses, Reduces Component Count, Minimizes Board Space The DS25CP114 Eliminates the On-Chip Input Termination for Added Design Flexibility.
  • 8 kV ESD on LVDS I/O Pins Protects Adjoining Components
  • Small 6 mm x 6 mm WQFN-40 Space Saving Package

All trademarks are the property of their respective owners.

open-in-new Find other LVDS, M-LVDS & PECL ICs
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 8
Type Title Date
* Data sheet DS25CP104A/CP114 3.125 Gbps 4x4 LVDS Xpoint Sw w/Xmit Pre-Emp & Receive Equal datasheet (Rev. C) 04 Mar 2013
Selection guide Broadcast and Professional Video Interface Solutions (Rev. E) 05 Apr 2017
Application note LVDS Repeaters and Crosspoints Extend the Reach of FPD-Link II Interfaces (Rev. A) 29 Apr 2013
Application note AN-1957 LVDS Signal Conditioners Reduce Data-Dependent Jitter (Rev. A) 26 Apr 2013
Application note Triple Rate SDI IP FPGA Resource Utilization on SDXILEVK/AES-EXP-SDI-G Ref Dsgn (Rev. A) 26 Apr 2013
EVM User's guide 3.125 Gbps 4x4 LVDS Crosspoint Switch Evaluation Board 25 Jan 2012
Application note DS25CP104 in 3G SDI Router Application 20 Aug 2008
Application note A 3 Gbps SDI Connectivity Solution Supporting Uncompressed 1080p60 Video 18 Mar 2008

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

DS25CP104A IBIS Model

SNLM065.ZIP (20 KB) - IBIS Model
Download
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
View options
Package Pins Download
WQFN (RTA) 40 View options
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos