Home Interface LVDS, M-LVDS & PECL ICs
Home
Interface
LVDS, M-LVDS & PECL ICs

DS90CP22

ACTIVE

800-Mbps 2x2 LVDS crosspoint switch

Order now
Data sheet

DS90CP22

ACTIVE
Data sheet Order now

Product details

Function Crosspoint Protocols LVDS, LVPECL Number of transmitters 2 Number of receivers 2 Supply voltage (V) 3.3 Signaling rate (MBits) 800 Input signal CML, LVDS, LVPECL Output signal LVDS Rating Catalog Operating temperature range (°C) -40 to 85
Function Crosspoint Protocols LVDS, LVPECL Number of transmitters 2 Number of receivers 2 Supply voltage (V) 3.3 Signaling rate (MBits) 800 Input signal CML, LVDS, LVPECL Output signal LVDS Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 16 59.4 mm² 9.9 x 6 TSSOP (PW) 16 32 mm² 5 x 6.4
  • DC - 800 Mbps Low Jitter, Low Skew Operation
  • 65 ps (typ) of Pk-Pk Jitter with PRBS = 223−1 Data Pattern at 800 Mbps
  • Single +3.3 V Supply
  • Less than 330 mW (typ) Total Power Dissipation
  • Non-Blocking "'Switch Architecture"'
  • Balanced Output Impedance
  • Output Channel-to-Channel Skew is 35 ps (typ)
  • Configurable as 2:1 mux, 1:2 demux, Repeater or 1:2 Signal Splitter
  • LVDS Receiver Inputs Accept LVPECL Signals
  • Fast Switch Time of 1.2ns (typ)
  • Fast Propagation Delay of 1.3ns (typ)
  • Receiver Input Threshold < ±100 mV
  • Available in 16 Lead TSSOP and SOIC Packages
  • Conforms to ANSI/TIA/EIA-644-1995 LVDS Standard
  • Operating Temperature: −40°C to +85°C

All trademarks are the property of their respective owners.

  • DC - 800 Mbps Low Jitter, Low Skew Operation
  • 65 ps (typ) of Pk-Pk Jitter with PRBS = 223−1 Data Pattern at 800 Mbps
  • Single +3.3 V Supply
  • Less than 330 mW (typ) Total Power Dissipation
  • Non-Blocking "'Switch Architecture"'
  • Balanced Output Impedance
  • Output Channel-to-Channel Skew is 35 ps (typ)
  • Configurable as 2:1 mux, 1:2 demux, Repeater or 1:2 Signal Splitter
  • LVDS Receiver Inputs Accept LVPECL Signals
  • Fast Switch Time of 1.2ns (typ)
  • Fast Propagation Delay of 1.3ns (typ)
  • Receiver Input Threshold < ±100 mV
  • Available in 16 Lead TSSOP and SOIC Packages
  • Conforms to ANSI/TIA/EIA-644-1995 LVDS Standard
  • Operating Temperature: −40°C to +85°C

All trademarks are the property of their respective owners.

DS90CP22 is a 2x2 crosspoint switch utilizing LVDS (Low Voltage Differential Signaling) technology for low power, high speed operation. Data paths are fully differential from input to output for low noise generation and low pulse width distortion. The non-blocking design allows connection of any input to any output or outputs. LVDS I/O enable high speed data transmission for point-to-point interconnects. This device can be used as a high speed differential crosspoint, 2:1 mux, 1:2 demux, repeater or 1:2 signal splitter. The mux and demux functions are useful for switching between primary and backup circuits in fault tolerant systems. The 1:2 signal splitter and 2:1 mux functions are useful for distribution of serial bus across several rack-mounted backplanes.

The DS90CP22 accepts LVDS signal levels, LVPECL levels directly or PECL with attenuation networks.

The individual LVDS outputs can be put into TRI-STATE by use of the enable pins.

For more details, please refer to the section of this datasheet.

DS90CP22 is a 2x2 crosspoint switch utilizing LVDS (Low Voltage Differential Signaling) technology for low power, high speed operation. Data paths are fully differential from input to output for low noise generation and low pulse width distortion. The non-blocking design allows connection of any input to any output or outputs. LVDS I/O enable high speed data transmission for point-to-point interconnects. This device can be used as a high speed differential crosspoint, 2:1 mux, 1:2 demux, repeater or 1:2 signal splitter. The mux and demux functions are useful for switching between primary and backup circuits in fault tolerant systems. The 1:2 signal splitter and 2:1 mux functions are useful for distribution of serial bus across several rack-mounted backplanes.

The DS90CP22 accepts LVDS signal levels, LVPECL levels directly or PECL with attenuation networks.

The individual LVDS outputs can be put into TRI-STATE by use of the enable pins.

For more details, please refer to the section of this datasheet.
open-in-new Find other LVDS, M-LVDS & PECL ICs
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet DS90CP22 800 Mbps 2x2 LVDS Crosspoint Switch datasheet (Rev. E) 22 Apr 2013
White paper LVDS, CML, ECL-differential interfaces with odd voltages 01 May 2003
White paper Digital Microphones - Applications and System Partitioning 01 Apr 2003
White paper Making the Most of Your LVDS - 5 Tips for Buffering Signal Integrity Headaches 01 Aug 2001

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

DS90CP22 IBIS Model

SNLM054.ZIP (29 KB) - IBIS Model
Download
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
View options
Package Pins Download
SOIC (D) 16 View options
TSSOP (PW) 16 View options
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos