Home Interface LVDS, M-LVDS & PECL ICs
Home
Interface
LVDS, M-LVDS & PECL ICs

DS92LV040A

ACTIVE

4-channel bus LVDS transceiver

Order now
Data sheet

DS92LV040A

ACTIVE
Data sheet Order now

Product details

Function Transceiver Protocols BLVDS Number of transmitters 4 Number of receivers 4 Supply voltage (V) 3.3 Signaling rate (MBits) 155 Input signal LVDS, LVTTL Output signal LVDS, LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Transceiver Protocols BLVDS Number of transmitters 4 Number of receivers 4 Supply voltage (V) 3.3 Signaling rate (MBits) 155 Input signal LVDS, LVTTL Output signal LVDS, LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
WQFN (NJN) 44 49 mm² 7 x 7
  • Bus LVDS Signaling
  • Propagation Delay: Driver 2.3 ns Max, Receiver 3.2 ns Max
  • Low power CMOS Design
  • 100% Transition Time 1 ns Driver Typical, 1.3 ns Receiver Typical
  • High Signaling Rate Capability (above 155 Mbps)
  • 0.1 V to 2.3 V Common Mode Range for
    VID = 200 mV
  • 70 mV Receiver Sensitivity
  • Supports Open and Terminated Failsafe on Port Pins
  • 3.3-V Operation
  • Glitch Free Power up/down (Driver & Receiver Disabled)
  • Light Bus Loading (5 pF Typical) per Bus LVDS Load
  • Balanced Output Impedance
  • Product Offered in 44 Pin WQFN Package
  • High Impedance Bus Pins on Power Off
    (VCC = 0 V)
  • Bus LVDS Signaling
  • Propagation Delay: Driver 2.3 ns Max, Receiver 3.2 ns Max
  • Low power CMOS Design
  • 100% Transition Time 1 ns Driver Typical, 1.3 ns Receiver Typical
  • High Signaling Rate Capability (above 155 Mbps)
  • 0.1 V to 2.3 V Common Mode Range for
    VID = 200 mV
  • 70 mV Receiver Sensitivity
  • Supports Open and Terminated Failsafe on Port Pins
  • 3.3-V Operation
  • Glitch Free Power up/down (Driver & Receiver Disabled)
  • Light Bus Loading (5 pF Typical) per Bus LVDS Load
  • Balanced Output Impedance
  • Product Offered in 44 Pin WQFN Package
  • High Impedance Bus Pins on Power Off
    (VCC = 0 V)

The DS92LV040A is one in a series of Bus LVDS transceivers designed specifically for high speed, low power backplane or cable interfaces. The device operates from a single 3.3-V power supply and includes four differential line drivers and four receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector.

The driver translates 3-V LVTTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation while consuming minimal power and reducing EMI. In addition, the differential signaling provides common mode noise rejection greater than ±1 V.

The receiver threshold is less than +0/−70 mV. The receiver translates the differential Bus LVDS to standard (LVTTL/LVCMOS) levels. (See the Application Information Section for more details.)

The DS92LV040A is one in a series of Bus LVDS transceivers designed specifically for high speed, low power backplane or cable interfaces. The device operates from a single 3.3-V power supply and includes four differential line drivers and four receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector.

The driver translates 3-V LVTTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation while consuming minimal power and reducing EMI. In addition, the differential signaling provides common mode noise rejection greater than ±1 V.

The receiver threshold is less than +0/−70 mV. The receiver translates the differential Bus LVDS to standard (LVTTL/LVCMOS) levels. (See the Application Information Section for more details.)
open-in-new Find other LVDS, M-LVDS & PECL ICs
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet DS92LV040A 4 Channel Bus LVDS Transceiver datasheet (Rev. E) PDF | HTML 09 Jan 2018

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

DS92LV040A IBIS Model

SNOM273.ZIP (32 KB) - IBIS Model
Download
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
View options
Package Pins Download
WQFN (NJN) 44 View options
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos