A newer version of this product is available

open-in-new Compare alternates
Drop-in replacement with upgraded functionality to the compared device
TLV9104 ACTIVE Quad, 16-V 1.1-MHz low-power (0.12 mA) operational amplifier Pin-to-pin upgrade with improved performance: lower Vos(1.5mV), higher slew rate(4.5V/us) and output current(80mA)

Product details

Number of channels 4 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 15.5 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 4.75 Rail-to-rail In to V-, Out GBW (typ) (MHz) 1.4 Slew rate (typ) (V/µs) 1.1 Vos (offset voltage at 25°C) (max) (mV) 3 Iq per channel (typ) (mA) 0.38 Vn at 1 kHz (typ) (nV√Hz) 22 Rating Catalog Operating temperature range (°C) -40 to 85 Offset drift (typ) (µV/°C) 1.3 Input bias current (max) (pA) 2 CMRR (typ) (dB) 83 Iout (typ) (A) 0.021 Architecture CMOS Input common mode headroom (to negative supply) (typ) (V) -0.4 Input common mode headroom (to positive supply) (typ) (V) -1.9 Output swing headroom (to negative supply) (typ) (V) 0.1 Output swing headroom (to positive supply) (typ) (V) -0.13
Number of channels 4 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 15.5 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 4.75 Rail-to-rail In to V-, Out GBW (typ) (MHz) 1.4 Slew rate (typ) (V/µs) 1.1 Vos (offset voltage at 25°C) (max) (mV) 3 Iq per channel (typ) (mA) 0.38 Vn at 1 kHz (typ) (nV√Hz) 22 Rating Catalog Operating temperature range (°C) -40 to 85 Offset drift (typ) (µV/°C) 1.3 Input bias current (max) (pA) 2 CMRR (typ) (dB) 83 Iout (typ) (A) 0.021 Architecture CMOS Input common mode headroom (to negative supply) (typ) (V) -0.4 Input common mode headroom (to positive supply) (typ) (V) -1.9 Output swing headroom (to negative supply) (typ) (V) 0.1 Output swing headroom (to positive supply) (typ) (V) -0.13
PDIP (N) 14 181.42 mm² 19.3 x 9.4 SOIC (D) 14 51.9 mm² 8.65 x 6
  • Rail-to-rail output swing
  • Specified for 2kΩ and 600Ω loads
  • High voltage gain: 126dB
  • Low input offset voltage: 3mV
  • Low offset voltage drift: 1.3µV/°C
  • Ultra low input bias current: 2fA
  • Low voltage noise: 22nV/√Hz
  • Input common-mode range includes V−
  • Operating range from 4.75V to 15.5V supply
  • ISS = 400µA/amplifier; Independent of V+
  • Slew rate: 1.1V/µs
  • Rail-to-rail output swing
  • Specified for 2kΩ and 600Ω loads
  • High voltage gain: 126dB
  • Low input offset voltage: 3mV
  • Low offset voltage drift: 1.3µV/°C
  • Ultra low input bias current: 2fA
  • Low voltage noise: 22nV/√Hz
  • Input common-mode range includes V−
  • Operating range from 4.75V to 15.5V supply
  • ISS = 400µA/amplifier; Independent of V+
  • Slew rate: 1.1V/µs

The dual LMC662 and quad LMC660 (LMC66x) are CMOS operational amplifiers designed for operation from a single supply, and built with TI’s advanced CMOS process. The device operates from 5V to 15V and features rail-to-rail output swing in addition to an input common-mode range that includes ground. Performance limitations that have plagued CMOS amplifiers in the past are not a problem with this design. Input offset voltage (VOS), offset drift, and broadband noise as well as voltage gain into realistic loads (2kΩ and 600Ω) are all equal to or better than widely accepted bipolar equivalents.

The dual LMC662 and quad LMC660 (LMC66x) are CMOS operational amplifiers designed for operation from a single supply, and built with TI’s advanced CMOS process. The device operates from 5V to 15V and features rail-to-rail output swing in addition to an input common-mode range that includes ground. Performance limitations that have plagued CMOS amplifiers in the past are not a problem with this design. Input offset voltage (VOS), offset drift, and broadband noise as well as voltage gain into realistic loads (2kΩ and 600Ω) are all equal to or better than widely accepted bipolar equivalents.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet LMC66x CMOS Dual Operational Amplifiers datasheet (Rev. D) PDF | HTML 28 Feb 2024
E-book The Signal e-book: A compendium of blog posts on op amp design topics 28 Mar 2017
Application note AN-856 A SPICE Comp Macromodel for CMOS Op Amplifiers (Rev. C) 06 May 2013
Application note Effect of Heavy Loads on Accuracy and Linearity of Op Amp Circuits (Rev. B) 22 Apr 2013

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

LMC660 PSPICE Model

SNOM169.ZIP (3 KB) - PSpice Model
Calculation tool

ANALOG-ENGINEER-CALC — Analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)
Design tool

CIRCUIT060013 — Inverting amplifier with T-network feedback circuit

This design inverts the input signal, VIN, and applies a signal gain of 1000 V/V or 60 dB. The inverting amplifier with T-feedback network can be used to obtain a high gain without a small value for R4 or very large values for the feedback resistors.
Design tool

CIRCUIT060015 — Adjustable reference voltage circuit

This circuit combines an inverting and non-inverting amplifier to make a reference voltage adjustable from the negative of the input voltage up to the input voltage. Gain can be added to increase the maximum negative reference level.
Design tool

CIRCUIT060074 — High-side current sensing with comparator circuit

This high-side, current sensing solution uses one comparator with a rail-to-rail input common mode range to create an over-current alert (OC-Alert) signal at the comparator output (COMP OUT) if the load current rises above 1 A. The OC-Alert signal in this implementation is active low. So when the (...)
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
PDIP (N) 14 View options
SOIC (D) 14 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos