LMK04832 Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner With Dual Loop | TI.com

LMK04832 (ACTIVE) Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner With Dual Loop

 

Description

The LMK04832 is an ultra-high performance clock conditioner with JEDEC JESD204B support and is also pin compatible with the LMK0482x family of devices.

The 14 clock outputs from PLL2 can be configured to drive seven JESD204B converters or other logic devices using device and SYSREF clocks. SYSREF can be provided using both DC and AC coupling. Not limited to JESD204B applications, each of the 14 outputs can be individually configured as high performance outputs for traditional clocking systems.

The LMK04832 can be configured for operation in dual PLL, single PLL, or clock distribution modes with or without SYSREF generation or reclocking. PLL2 may operate with either internal or external VCO.

The high performance combined with features like the ability to trade off between power and performance, dual VCOs, dynamic digital delay, and holdover make the LMK04832 ideal for providing flexible high performance clocking trees.

Features

  • Maximum Clock Output Frequency: 3255 MHz
  • Multi-Mode: Dual PLL, Single PLL, and Clock Distribution
  • Ultra-Low Noise, at 2500 MHz:
    • 54 fs RMS Jitter (12 kHz to 20 MHz)
    • 64 fs RMS Jitter (100 Hz to 20 MHz)
    • –157.6 dBc/Hz Noise Floor
  • Ultra-Low Noise, at 3200 MHz:
    • 61 fs RMS Jitter (12 kHz to 20 MHz)
    • 67 fs RMS Jitter (100 Hz to 100 MHz)
    • –156.5 dBc/Hz Noise Floor
  • PLL2
    • PLL FOM of –230 dBc/Hz
    • PLL 1/f of –128 dBc/Hz
    • Phase Detector Rate up to 320 MHz
    • Two Integrated VCOs: 2440 to 2580 MHz
      and 2945 to 3255 MHz
  • Up to 14 Differential Device Clocks
    • CML, LVPECL, LCPECL, HSDS, LVDS, and 2xLVCMOS Programmable Outputs
  • Up to 1 Buffered VCXO/XO Output
    • LVPECL, LVDS, 2xLVCMOS Programmable
  • 1-1023 CLKout Divider
  • 1-8191 SYSREF Divider
  • 25-ps Step Analog Delay for SYSREF Clocks
  • Digital Delay and Dynamic Digital Delay for Device Clock and SYSREF
  • Holdover Mode With PLL1
  • 0-Delay with PLL1 or PLL2
  • Supports 105°C PCB Temperature
    (Measured at Thermal Pad)

All trademarks are the property of their respective owners.

Parametrics

Compare all products in Single-loop PLL Email Download to Excel
Part number Order Number of outputs Output type Output frequency (Min) (MHz) Output frequency (Max) (MHz) Number of Inputs Input type Supply voltage (Min) (V) Divider ratio Supply voltage (Max) (V) Features Operating temperature range (C) Rating
LMK04832 Order now 14     CML
HSDS
LCPECL
LVCMOS
LVDS
LVPECL    
0.305     3250     3       3.15       3.45     Holdover mode
JESD204B SYSREF Generation
Manual/auto switch
SPI    
-40 to 85     Catalog    
LMK04228 Order now 15     LVDS
LVPECL
LVCMOS    
    3       3.15       3.45     JEDEC JESD204B Support
Dual PLL Architecture
Automatic and Manual Switch-Over Modes
Hitless Switching and LOS
Holdover Mode
OSCin Frequency Doubler
Multi-Mode Clock Distribution    
-40 to 85     Catalog    
LMK04616 Order now 16     HCSL
HSDS
LVDS
LVPECL    
0.03     2000     4     CML
HSDS
LCPECL
LVCMOS
LVDS
LVPECL    
1.7     1 to 65535     3.465     105C PCB temp
Holdover mode
JESD204B SYSREF
JESD204B SYSREF Generation
Jitter Cleaner/Clock Generator/Clock Distribution
Integrated LDOs
Integrated Loop Filters
Low Power Design
Manual and automatic switching between inputs
Semi-Digital PLL
SPI    
-40 to 85     Catalog    
LMK04808 Order now 14     LVCMOS
LVDS
LVPECL    
0.22     3072     2     CML
HSDS
LCPECL
LVCMOS
LVDS
LVPECL    
3.15     1 to 1045     3.45     uWire
SPI
Holdover mode
Manual/auto switch
Int. xtal oscillator    
-40 to 85     Catalog    
LMK04821 Order now 15     HSDS
LCPECL
LVCMOS
LVDS
LVPECL    
0.045     2075     3     CML
HSDS
LCPECL
LVCMOS
LVDS
LVPECL    
3.15     DevCLK 1 to 32
SYSREF 8 to 8191
VCO1Div 2 to 8    
3.45     105C PCB temp
Holdover mode
Int. xtal oscillator
JESD204B SYSREF Generation
Manual/auto switch
SPI
uWire    
-40 to 85     Catalog    
LMK04826 Order now 15     HSDS
LCPECL
LVCMOS
LVDS
LVPECL    
0.225     2505     3     CML
HSDS
LCPECL
LVCMOS
LVDS
LVPECL    
3.15     DevCLK 1 to 32
SYSREF 8 to 8191    
3.45     105C PCB temp
Holdover mode
Int. xtal oscillator
JESD204B SYSREF Generation
Manual/auto switch
SPI
uWire    
-40 to 85     Catalog    
LMK04828 Order now 15     HSDS
LCPECL
LVCMOS
LVDS
LVPECL    
0.289     3080     3     CML
HSDS
LCPECL
LVCMOS
LVDS
LVPECL    
3.15     DevCLK 1 to 32
SYSREF 8 to 8191    
3.45     105C PCB temp
Holdover mode
Int. xtal oscillator
JESD204B SYSREF Generation
Manual/auto switch
SPI
uWire    
-40 to 85     Catalog