SBOS391B December 2007  – March 2016 OPA454


  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Device Comparison Table
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1Absolute Maximum Ratings
    2. 7.2ESD Ratings
    3. 7.3Recommended Operating Conditions
    4. 7.4Thermal Information
    5. 7.5Electrical Characteristics: VS = ±50 V
    6. 7.6Typical Characteristics
  8. Parameter Measurement Information
  9. Detailed Description
    1. 9.1Overview
    2. 9.2Functional Block Diagram
    3. 9.3Feature Description
      1. 9.3.1Input Protection
      2. 9.3.2Input Range
      3. 9.3.3Output Range
      4. 9.3.4Open-Loop Gain Linearity
      5. 9.3.5Settling Time
      6. 9.3.6ENABLE and E/D Com
      7. 9.3.7Current Limit
    4. 9.4Device Functional Modes
  10. 10Application and Implementation
    1. 10.1Applications Information
      1. 10.1.1Lowering Offset Voltage and Drift
      2. 10.1.2Increasing Output Current
      3. 10.1.3Unity-Gain Noninverting Configuration
    2. 10.2Typical Application
      1. 10.2.1Design Requirements
      2. 10.2.2Detailed Design Procedure
      3. 10.2.3Application Curve
    3. 10.3System Examples
      1. 10.3.1Basic Noninverting Amplifier
      2. 10.3.2Programmable Voltage Source
      3. 10.3.3Bridge Circuit
      4. 10.3.4High-Compliance Voltage Current Sources
      5. 10.3.5High-Voltage Instrumentation Amplifier
  11. 11Power Supply Recommendations
  12. 12Layout
    1. 12.1Layout Guidelines
      1. 12.1.1Thermally-Enhanced PowerPAD Package
      2. 12.1.2PowerPAD Layout Guidelines
    2. 12.2Layout Example
    3. 12.3Thermal Protection
    4. 12.4Power Dissipation
    5. 12.5Heatsinking
  13. 13Device and Documentation Support
    1. 13.1Device Support
      1. 13.1.1Development Support
        1.™ (Free Software Download)
        2. Precision Designs
        3. Filter Designer
    2. 13.2Documentation Support
      1. 13.2.1Related Documentation
    3. 13.3Community Resources
    4. 13.4Trademarks
    5. 13.5Electrostatic Discharge Caution
    6. 13.6Glossary
  14. 14Mechanical, Packaging, and Orderable Information

9 Detailed Description

9.1 Overview

The OPA454 is a low-cost operational amplifier (op amp) with high voltage (100 V) and a relatively high current drive of 50 mA. This device is unity-gain stable and features a gain-bandwidth product of 2.5 MHz. The high-voltage OPA454 offers excellent accuracy, wide output swing, and has no phase inversion problems that are typically found in similar op amps. The device can be used in virtually any ±5-V to ±50-V op amp configuration, and is especially useful for supply voltages greater than 36 V.

9.2 Functional Block Diagram

OPA454 fbd_bos391.gif

9.3 Feature Description

The OPA454 includes safety features on both the device input and output. On the input, protection is provided for a variety of fault conditions. On the output, current limiting and thermal protection are provided. Performance advantages include a ±50-mA output current capability along with the ability to swing to within 1 V of the supply rails. The Enable/Disable function provides the ability to turn off the output stage and reduce power consumption when not being used. The Status Flag indicates fault conditions and can be used in conjunction with the Enable/Disable function to implement fault control loops.

9.3.1 Input Protection

The OPA454 has increased protection against damage caused by excessive voltage between op amp input pins or input pin voltages that exceed the power supplies; external series resistance is not needed for protection. Internal series JFETs limit input overload current to a non-destructive 4 mA, even with an input differential voltage as large as 120 V. Additionally, the OPA454 has dielectric isolation between devices and the substrate. Therefore, the amplifier is free from the limitations of junction isolation common to many IC fabrication processes.

9.3.2 Input Range

The OPA454 is specified to give linear operation with input swing to within 2.5 V of either supply. Generally, a gain of +1 is the most demanding configuration. Figure 57 and Figure 58 show output behavior as the input swings to within 0 V of the rail, using the circuit shown in Figure 60. Figure 59 shows the behavior with an input signal that swings beyond the specified input range to within 1 V of the rail, also using the circuit in Figure 60. Notice that the beginning of the phase reversal effect may be reduced by inserting series resistance (RS) in the connection to the positive input. VOUT does not swing all the way to the opposite rail.

OPA454 tc_vo_w_vi_vp_bos391.gif Figure 57. Output Voltage with Input Voltage
up to V+
OPA454 tc_vo_w_vi_vn_bos391.gif Figure 58. Output Voltage with Input Voltage
Down to V–
OPA454 tc_vo_w_vi_vn1v_bos391.gif Figure 59. Output Voltage with Input Voltage Down to (V–) + 1 V
OPA454 ai_in_rng_cir_bos391.gif Figure 60. Input Range Test Circuit

9.3.3 Output Range

The OPA454 is specified to swing to within 1 V of either supply rail with a 49-kΩ load while maintaining excellent linearity. Swing to the rail decreases with increasing output current. The OPA454 can swing to within 2 V of the negative rail and 3 V of the positive rail with a 1.88-kΩ load. The typical characteristic curve, Output Voltage Swing vs Output Current (Figure 10), shows this behavior in detail.

9.3.4 Open-Loop Gain Linearity

Figure 61 shows the nonlinear relationship of AOL and output voltage. As Figure 61 shows, open-loop gain is lower with positive output voltage levels compared to negative voltage levels. Specifications in Electrical Characteristics: VS = ±50 V are based upon the average gain measured at both output extremes.

OPA454 ai_dif_v-vo_bos391.gif Figure 61. Differential Input Voltage (+IN to –IN) vs Output Voltage

9.3.5 Settling Time

The circuit in Figure 62 is used to measure the settling time response. The left half of the circuit is a standard, false-summing junction test circuit used for settling time and open-loop gain measurement. R1 and R2 provide the gain and allow for measurement without connecting a scope probe directly to the summing junction, which can disturb proper op amp function by causing oscillation.

The right half of the circuit looks at the combination of both inverting and noninverting responses. R5 and R6 remove the large step response. The remaining voltage at V2 shows the small-signal settling time that is centered on zero. This test circuit can be used for incoming inspection, real-time measurement, or in designing compensation circuits in system applications.

Table 1 lists the settling time measurement circuit configuration shown in Figure 62 with different gain settings.

Table 1. Settling Time Measurement Circuit Configuration Using Different Gain Settings for Figure 62

R1 (Ω)10 k2 k1 k
R3 (Ω)10 k2 k1 k
R7 (Ω)10 k4 k9 k
R8 (Ω)1 k1 k
VIN (VPP)20168
OPA454 ai_cir_set_test_bos391.gif Figure 62. Settling Time Test Measurement Circuit

9.3.6 ENABLE and E/D Com

If left disconnected, E/D Com is pulled near V– (negative supply) by an internal 10-μA current source. When left floating, ENABLE is held approximately 2 V above E/D Com by an internal 1-μA source. Even though active operation of the OPA454 results when the ENABLE and E/D Com pins are not connected, a moderately fast, negative-going signal capacitively coupled to the ENABLE pin can overpower the 1-μA pullup current and cause device shutdown. This behavior can appear as an oscillation and is encountered first near extreme cold temperatures. If the enable function is not used, a conservative approach is to connect ENABLE through a 30-pF capacitor to a low impedance source. Another alternative is the connection of an external current source from V+ (positive supply) sufficient to hold the enable level above the shutdown threshold. Figure 63 shows a circuit that connects ENABLE and E/D Com. Choosing RP to be 1 MΩ with a +50-V positive power supply voltage results in IP = 50 μA.

OPA454 ai_en_ed_com_bos391.gif Figure 63. ENABLE and E/D Com

9.3.7 Current Limit

Figure 23 and Figure 47 to Figure 49 show the current limit behavior of the OPA454. Current limiting is accomplished by internally limiting the drive to the output transistors. The output can supply the limited current continuously, unless the die temperature rises to 150°C, which initiates thermal shutdown. With adequate heatsinking, and use of the lowest possible supply voltage, the OPA454 can remain in current limit continuously without entering thermal shutdown. Although qualification studies have shown minimal parametric shifts induced by 1000 hours of thermal shutdown cycling, this mode of operation must be avoided to maximize reliability. It is always best to provide proper heatsinking (either by a physical plate or by airflow) to remain considerably below the thermal shutdown threshold. For longest operational life of the device, keep the junction temperature below 125°C.

9.4 Device Functional Modes

A unique mode of the OPA454 is the output disable capability. This function conserves power during idle periods (quiescent current drops to approximately 150 µA). This disable is accomplished without disturbing the input signal path, not only saving power but also protecting the load. This feature makes disable useful for implementing external fault shutdown loops.