SLASE12A July 2014  – October 2014 PCM5242

PRODUCTION DATA. 

  1. Features
  2. Applications
  3. Description
  4. Simplified System Diagram
  5. Revision History
  6. Pin Configuration and Functions
    1. 6.1Control Mode Effect On Pin Assignments
    2. 6.2Pin Assignments
  7. Specifications
    1. 7.1Absolute Maximum Ratings
    2. 7.2Handling Ratings
    3. 7.3Recommended Operating Conditions
    4. 7.4Thermal Information
    5. 7.5Electrical Characteristics
    6. 7.6Switching Characteristics
    7. 7.7Timing Requirements: SCK Input
    8. 7.8Timing Requirements: PCM Audio Data
    9. 7.9Timing Requirements: XSMT
  8. Detailed Description
    1. 8.1Overview
    2. 8.2Functional Block Diagram
    3. 8.3Terminology
    4. 8.4Audio Data Interface
      1. 8.4.1Audio Serial Interface
      2. 8.4.2PCM Audio Data Formats
      3. 8.4.3Zero Data Detect
    5. 8.5XSMT Pin (Soft Mute / Soft Un-Mute)
    6. 8.6Audio Processing
      1. 8.6.1PCM5242 Audio Processing Options
        1. 8.6.1.1Overview
        2. 8.6.1.2miniDSP Instruction Register
        3. 8.6.1.3Digital Output
        4. 8.6.1.4Software
      2. 8.6.2Interpolation Filter
      3. 8.6.3Fixed Audio Processing Flow (Program 5)
        1. 8.6.3.1Processing Blocks - Detailed Descriptions
        2. 8.6.3.2Biquad Section
        3. 8.6.3.3Dynamic Range Compression
        4. 8.6.3.4Stereo Mixer
        5. 8.6.3.5Stereo Multiplexer
        6. 8.6.3.6Mono Mixer
        7. 8.6.3.7Master Volume Control
        8. 8.6.3.8Miscellaneous Coefficients
    7. 8.7DAC and Differential Analog Outputs
      1. 8.7.1Analog Outputs
      2. 8.7.2Choosing Between VREF and VCOM Modes
        1. 8.7.2.1Voltage Reference and Output Levels
        2. 8.7.2.2Mode Switching Sequence, From VREF Mode to VCOM Mode
      3. 8.7.3Digital Volume Control
        1. 8.7.3.1Emergency Ramp Down
      4. 8.7.4Analog Gain Control
    8. 8.8Reset and System Clock Functions
      1. 8.8.1Clocking Overview
      2. 8.8.2Clock Slave Mode With Master Clock (SCK) Input (4 Wire I2S)
      3. 8.8.3Clock Slave Mode with BCK PLL to Generate Internal Clocks (3-Wire PCM)
      4. 8.8.4Clock Generation Using The PLL
      5. 8.8.5PLL Calculation
        1. 8.8.5.1Examples:
          1. 8.8.5.1.1Recommended PLL settings
      6. 8.8.6Clock Master Mode from Audio Rate Master Clock
      7. 8.8.7Clock Master from a Non-Audio Rate Master Clock
    9. 8.9Device Functional Modes
      1. 8.9.1Choosing A Control Mode
        1. 8.9.1.1Software Control
          1. 8.9.1.1.1SPI Interface
            1. 8.9.1.1.1.1Register Read/Write Operation
          2. 8.9.1.1.2I2C Interface
            1. 8.9.1.1.2.1Slave Address
            2. 8.9.1.1.2.2Register Address Auto-Increment Mode
            3. 8.9.1.1.2.3Packet Protocol
            4. 8.9.1.1.2.4Write Register
            5. 8.9.1.1.2.5Read Register
            6. 8.9.1.1.2.6Timing Characteristics
      2. 8.9.2Choosing Between VREF and VCOM Modes
  9. Applications and Implementation
    1. 9.1Application Information
    2. 9.2Typical Application
      1. 9.2.1High Fidelity Smartphone Application
        1. 9.2.1.1Design Requirements
        2. 9.2.1.2Detailed Design Procedure
          1. 9.2.1.2.1Initialization Script
        3. 9.2.1.3Application Performance Plot
  10. 10Power Supply Recommendations
    1. 10.1Power Supply Distribution and Requirements
    2. 10.2Recommended Powerdown Sequence
      1. 10.2.1Planned Shutdown
      2. 10.2.2Unplanned Shutdown
    3. 10.3External Power Sense Undervoltage Protection mode (supported only when DVDD = 3.3V)
    4. 10.4PCM5242 Power Modes
      1. 10.4.1Setting Digital Power Supplies and I/O Voltage Rails
      2. 10.4.2Power Save Modes
      3. 10.4.3Power Save Parameter Programming
  11. 11Layout
    1. 11.1Layout Guidelines
  12. 12Programming and Registers Reference
    1. 12.1Coefficient Data Formats
    2. 12.2PCM5242 Register Map
      1. 12.2.1Detailed Register Descriptions
        1. 12.2.1.1Register Map Summary
          1. 12.2.1.1.1Register Map Summary
        2. 12.2.1.2 Page 0 Registers
          1. 12.2.1.2.1  Page 0 / Register 1
          2. 12.2.1.2.2  Page 0 / Register 2
          3. 12.2.1.2.3  Page 0 / Register 3
          4. 12.2.1.2.4  Page 0 / Register 4
          5. 12.2.1.2.5  Page 0 / Register 6
          6. 12.2.1.2.6  Page 0 / Register 7
          7. 12.2.1.2.7  Page 0 / Register 8
          8. 12.2.1.2.8  Page 0 / Register 9
          9. 12.2.1.2.9  Page 0 / Register 10
          10. 12.2.1.2.10 Page 0 / Register 12
          11. 12.2.1.2.11 Page 0 / Register 13
          12. 12.2.1.2.12 Page 0 / Register 14
          13. 12.2.1.2.13 Page 0 / Register 18
          14. 12.2.1.2.14 Page 0 / Register 19
          15. 12.2.1.2.15 Page 0 / Register 20
          16. 12.2.1.2.16 Page 0 / Register 21
          17. 12.2.1.2.17 Page 0 / Register 22
          18. 12.2.1.2.18 Page 0 / Register 23
          19. 12.2.1.2.19 Page 0 / Register 24
          20. 12.2.1.2.20 Page 0 / Register 27
          21. 12.2.1.2.21 Page 0 / Register 28
          22. 12.2.1.2.22 Page 0 / Register 29
          23. 12.2.1.2.23 Page 0 / Register 30
          24. 12.2.1.2.24 Page 0 / Register 32
          25. 12.2.1.2.25 Page 0 / Register 33
          26. 12.2.1.2.26 Page 0 / Register 34
          27. 12.2.1.2.27 Page 0 / Register 35
          28. 12.2.1.2.28 Page 0 / Register 36
          29. 12.2.1.2.29 Page 0 / Register 37
          30. 12.2.1.2.30 Page 0 / Register 40
          31. 12.2.1.2.31 Page 0 / Register 41
          32. 12.2.1.2.32 Page 0 / Register 42
          33. 12.2.1.2.33 Page 0 / Register 43
          34. 12.2.1.2.34 Page 0 / Register 44
          35. 12.2.1.2.35 Page 0 / Register 59
          36. 12.2.1.2.36 Page 0 / Register 60
          37. 12.2.1.2.37 Page 0 / Register 61
          38. 12.2.1.2.38 Page 0 / Register 62
          39. 12.2.1.2.39 Page 0 / Register 63
          40. 12.2.1.2.40 Page 0 / Register 64
          41. 12.2.1.2.41 Page 0 / Register 65
          42. 12.2.1.2.42 Page 0 / Register 80
          43. 12.2.1.2.43 Page 0 / Register 81
          44. 12.2.1.2.44 Page 0 / Register 82
          45. 12.2.1.2.45 Page 0 / Register 83
          46. 12.2.1.2.46 Page 0 / Register 84
          47. 12.2.1.2.47 Page 0 / Register 85
          48. 12.2.1.2.48 Page 0 / Register 86
          49. 12.2.1.2.49 Page 0 / Register 87
          50. 12.2.1.2.50 Page 0 / Register 90
          51. 12.2.1.2.51 Page 0 / Register 91
          52. 12.2.1.2.52 Page 0 / Register 92
          53. 12.2.1.2.53 Page 0 / Register 93
          54. 12.2.1.2.54 Page 0 / Register 94
          55. 12.2.1.2.55 Page 0 / Register 95
          56. 12.2.1.2.56 Page 0 / Register 108
          57. 12.2.1.2.57 Page 0 / Register 109
          58. 12.2.1.2.58 Page 0 / Register 114
          59. 12.2.1.2.59 Page 0 / Register 115
          60. 12.2.1.2.60 Page 0 / Register 118
          61. 12.2.1.2.61 Page 0 / Register 119
          62. 12.2.1.2.62 Page 0 / Register 120
          63. 12.2.1.2.63 Page 0 / Register 121
          64. 12.2.1.2.64 Page 0 / Register 122
          65. 12.2.1.2.65 Page 0 / Register 123
          66. 12.2.1.2.66 Page 0 / Register 124
          67. 12.2.1.2.67 Page 0 / Register 125
        3. 12.2.1.3 Page 1 Registers
          1. 12.2.1.3.1 Page 1 / Register 1
          2. 12.2.1.3.2 Page 1 / Register 2
          3. 12.2.1.3.3 Page 1 / Register 5
          4. 12.2.1.3.4 Page 1 / Register 6
          5. 12.2.1.3.5 Page 1 / Register 7
          6. 12.2.1.3.6 Page 1 / Register 8
          7. 12.2.1.3.7 Page 1 / Register 9
        4. 12.2.1.4 Page 44 Registers
          1. 12.2.1.4.1 Page 44 / Register 1
        5. 12.2.1.5 Page 253 Registers
          1. 12.2.1.5.1 Page 253 / Register 63
          2. 12.2.1.5.2 Page 253 / Register 64
      2. 12.2.2PLL Tables for Software Controlled Devices
  13. 13Device and Documentation Support
    1. 13.1Community Resources
    2. 13.2Trademarks
    3. 13.3Electrostatic Discharge Caution
  14. 14Mechanical, Packaging, and Orderable Information

1 Features

  • Differential DirectPath™ Ground Biased Outputs
  • Market-Leading Low Out-of-Band Noise
  • Selectable Digital-Filter Latency and Performance
  • No DC Blocking Capacitors Required
  • Integrated Negative Charge Pump
  • Intelligent Muting System; Soft Up or Down Ramp and Analog Mute for 120dB Mute SNR
  • Integrated High-Performance Audio PLL With BCK Reference to Generate SCK Internally
  • Accepts 16-, 24-, and 32-Bit Audio Data
  • PCM Data Formats: I2S, Left-Justified, Right-Justified, TDM
  • SPI or I2C Control
  • Software or Hardware Configuration
  • Automatic Power-Save Mode When LRCK And BCK Are Deactivated
  • 1.8V or 3.3V Failsafe LVCMOS Digital Inputs
  • Single Supply Operation:
    • 3.3V Analog, 1.8V or 3.3V Digital
  • Integrated Power-On Reset
  • Small 32-terminal QFN Package

2 Applications

  • HiFi Smartphone
  • A/V Receivers
  • DVD, BD Players
  • HDTV Receivers

3 Description

The PCM5242 is a monolithic CMOS integrated circuit that includes a stereo digital-to-analog converter and additional support circuitry in a small QFN package. The PCM5242 uses the latest generation of TI’s advanced segment-DAC architecture to achieve excellent dynamic performance and improved tolerance to clock jitter.

The PCM5242 integrates a fully programmable miniDSP core, allowing developers to integrate filters, dynamic range controls, custom interpolators and other differentiating features to their products.

The PCM5242 provides 4.2VRMS ground-centered differential outputs, allowing designers to eliminate DC blocking capacitors on the output, as well as external muting circuits traditionally associated with single supply line drivers.

The integrated PLL on the device removes the requirement for a system clock (commonly known as master clock), allowing a 3-wire I2S connection and reducing system EMI.

Device Information(1)

PART NAME PACKAGE BODY SIZE (NOM)
PCM5242VQFN (32) 5.00mm × 5.00mm
  1. For all available packages, see the orderable addendum at the end of the datasheet.

4 Simplified System Diagram

pcm1865_pcm5242_tpa3130_tpa6120a2_sysdiag.gif

Simplified Block Diagram

fbd_pcm524x.gif

Typical Performance (3.3V Power Supply)

ParameterPCM5242
SNR114dB
Dynamic Range114dB
THD+N at - 1dBFS–94dB
Full Scale Differential Output4.2VRMS (GND center)
Normal 8× Oversampling Digital Filter Latency: 20tS
Low Latency 8× Oversampling Digital Filter Latency: 3.5tS
Sampling Frequency8kHz to 384kHz
System Clock Multiples (fSCK): 64, 128, 192, 256, 384, 512, 768, 1024, 1152, 1536, 2048, 3072; up to 50 MHz