SN65LVDS100 2-Gbps LVDS, LVPECL & CML to LVDS buffer, repeater & translator | TI.com

SN65LVDS100 (ACTIVE) 2-Gbps LVDS, LVPECL & CML to LVDS buffer, repeater & translator

 

Recommended alternative parts

Description

The SN65LVDS100, SN65LVDT100, SN65LVDS101, and SN65LVDT101 are high-speed differential receivers and drivers connected as repeaters. The receiver accepts low-voltage differential signaling (LVDS), positive-emitter-coupled logic (PECL), or current-mode logic (CML) input signals at rates up to 2 Gbps and repeats it as either an LVDS or PECL output signal. The signal path through the device is differential for low radiated emissions and minimal added jitter.

The outputs of the SN65LVDS100 and SN65LVDT100 are LVDS levels as defined by TIA/EIA-644-A. The outputs of the SN65LVDS101 and SN65LVDT101 are compatible with 3.3-V PECL levels. Both drive differential transmission lines with nominally 100-Ω characteristic impedance.

The SN65LVDT100 and SN65LVDT101 include a 110-Ω differential line termination resistor for less board space, fewer components, and the shortest stub length possible. They do not include the VBB voltage reference found in the SN65LVDS100 and SN65LVDS101. VBB provides a voltage reference of typically 1.35 V below VCC for use in receiving single-ended input signals and is particularly useful with single-ended 3.3-V PECL inputs. When VBB is not used, it should be unconnected or open.

All devices are characterized for operation from –40°C to 85°C.

Features

  • Designed for Signaling Rates ≥ 2 Gbps
  • Total Jitter < 65 ps
  • Low-Power Alternative for the MC100EP16
  • Low 100-ps (Maximum) Part-to-Part Skew
  • 25 mV of Receiver Input Threshold Hysteresis
    Over 0-V to 4-V Input Voltage Range
  • Inputs Electrically Compatible With LVPECL,
    CML, and LVDS Signal Levels
  • 3.3-V Supply Operation
  • LVDT Integrates 110-Ω Terminating Resistor
  • Offered in SOIC and MSOP

Parametrics

Compare all products in Buffers, drivers/receivers & cross-points Email Download to Excel
Part number Order Device type Protocols Number of Tx Number of Rx Input signal Output signal Signaling rate (Mbps) ESD HBM (kV) Operating temperature range (C) Package Group Package size: mm2:W x L (PKG)
SN65LVDS100 Order now Buffer     LVDS     1     1     CML
LVDS
LVPECL    
LVDS     2000     5     -40 to 85     SOIC | 8
VSSOP | 8    
8SOIC: 19 mm2: 3.91 x 4.9 (SOIC | 8)
8VSSOP: 15 mm2: 4.9 x 3 (VSSOP | 8)    
SN65CML100 Order now Buffer     CML     1     1     CML
LVDS
LVPECL    
CML     1500     5     -40 to 85     SOIC | 8
VSSOP | 8    
8SOIC: 19 mm2: 3.91 x 4.9 (SOIC | 8)
8VSSOP: 15 mm2: 4.9 x 3 (VSSOP | 8)    
SN65EL16 Order now Buffer     PECL     1     1     ECL
NECL    
ECL     4000     4     -40 to 85     SOIC | 8
VSSOP | 8    
8SOIC: 19 mm2: 3.91 x 4.9 (SOIC | 8)
8VSSOP: 15 mm2: 4.9 x 3 (VSSOP | 8)    
SN65ELT20 Samples not available Buffer     PECL     1     1     TTL     PECL     860     4     -40 to 85     SOIC | 8
VSSOP | 8    
8SOIC: 19 mm2: 3.91 x 4.9 (SOIC | 8)
8VSSOP: 15 mm2: 4.9 x 3 (VSSOP | 8)    
SN65LVDS101 Order now Buffer     LVDS     1     1     CML
LVDS
LVPECL    
LVPECL     2000     5     -40 to 85     SOIC | 8
VSSOP | 8    
8SOIC: 19 mm2: 3.91 x 4.9 (SOIC | 8)
8VSSOP: 15 mm2: 4.9 x 3 (VSSOP | 8)    
SN65LVDS17 Samples not available Buffer     PECL     1     1     Differential     LVDS     4000     3     -40 to 85     WSON | 8     See datasheet (WSON)    
SN65LVDS18 Samples not available Buffer     PECL     1     1     Single-Ended     LVDS     2000     3     -40 to 85     WSON | 8     See datasheet (WSON)    
SN65LVDS19 Samples not available Buffer     PECL     1     1     Differential     LVDS     2000