SN65LVDS302

ACTIVE

Programmable 27-bit display serial interface receiver

Product details

Function Deserializer Protocols Channel-Link I Supply voltage (V) 1.8 Signaling rate (MBits) 1755 Input signal LVDS Output signal CMOS Rating Catalog Operating temperature range (°C) -40 to 85
Function Deserializer Protocols Channel-Link I Supply voltage (V) 1.8 Signaling rate (MBits) 1755 Input signal LVDS Output signal CMOS Rating Catalog Operating temperature range (°C) -40 to 85
NFBGA (ZXH) 80 25 mm² 5 x 5
  • Serial interface technology
  • Compatible with FlatLink™3G such as SN65LVDS301
  • Supports video interfaces up to 24-bit RGB data and 3 control bits received over 1, 2 or 3 SubLVDS differential lines
  • SubLVDS differential voltage levels
  • Up to 1.755-Gbps Data Throughput
  • Three operating modes to conserve power
    • Active mode QVGA: 17 mW
    • Typical shutdown: 0.7 µW
    • Typical standby mode: 27 µW Typical
  • Bus-swap function for PCB-layout flexibility
  • ESD rating > 4 kV (HBM)
  • Pixel clock range of 4 MHz to 65 MHz
  • Failsafe on all CMOS inputs
  • Packaged in 5-mm × 5-mm nFBGA with 0.5-mm ball pitch
  • Very low EMI meets SAE J1752/3 ’Kh’-spec
  • Serial interface technology
  • Compatible with FlatLink™3G such as SN65LVDS301
  • Supports video interfaces up to 24-bit RGB data and 3 control bits received over 1, 2 or 3 SubLVDS differential lines
  • SubLVDS differential voltage levels
  • Up to 1.755-Gbps Data Throughput
  • Three operating modes to conserve power
    • Active mode QVGA: 17 mW
    • Typical shutdown: 0.7 µW
    • Typical standby mode: 27 µW Typical
  • Bus-swap function for PCB-layout flexibility
  • ESD rating > 4 kV (HBM)
  • Pixel clock range of 4 MHz to 65 MHz
  • Failsafe on all CMOS inputs
  • Packaged in 5-mm × 5-mm nFBGA with 0.5-mm ball pitch
  • Very low EMI meets SAE J1752/3 ’Kh’-spec

The SN65LVDS302 receiver de-serializes FlatLink™3G compliant serial input data to 27 parallel data outputs. The SN65LVDS302 receiver contains one shift register to load 30 bits from 1, 2 or 3 serial inputs and latches the 24 pixel bits and 3 control bits out to the parallel CMOS outputs after checking the parity bit. If the parity check confirms correct parity, the Channel Parity Error (CPE) output remains low. If a parity error is detected, the CPE output generates a high pulse while the data output bus disregards the newly-received pixel. Instead, the last data word is held on the output bus for another clock cycle.

The SN65LVDS302 receiver de-serializes FlatLink™3G compliant serial input data to 27 parallel data outputs. The SN65LVDS302 receiver contains one shift register to load 30 bits from 1, 2 or 3 serial inputs and latches the 24 pixel bits and 3 control bits out to the parallel CMOS outputs after checking the parity bit. If the parity check confirms correct parity, the Channel Parity Error (CPE) output remains low. If a parity error is detected, the CPE output generates a high pulse while the data output bus disregards the newly-received pixel. Instead, the last data word is held on the output bus for another clock cycle.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet Programmable 27-Bit Parallel to Serial Receiver datasheet (Rev. E) 11 Nov 2020

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

SN65LVDS302 IBIS Model

SLLC436.ZIP (31 KB) - IBIS Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
NFBGA (ZXH) 80 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos