Home Interface LVDS, M-LVDS & PECL ICs
Home
Interface
LVDS, M-LVDS & PECL ICs

SN65MLVD129

ACTIVE

Dual 1:4 LVTTL to M-LVDS repeater

Order now
Data sheet

SN65MLVD129

ACTIVE
Data sheet Order now

Product details

Function Driver, Repeater, Translator Protocols M-LVDS Number of transmitters 8 Number of receivers 2 Supply voltage (V) 3.3 Signaling rate (MBits) 250 Input signal LVTTL Output signal M-LVDS Rating Catalog Operating temperature range (°C) -40 to 85
Function Driver, Repeater, Translator Protocols M-LVDS Number of transmitters 8 Number of receivers 2 Supply voltage (V) 3.3 Signaling rate (MBits) 250 Input signal LVTTL Output signal M-LVDS Rating Catalog Operating temperature range (°C) -40 to 85
TSSOP (DGG) 48 101.25 mm² 12.5 x 8.1
  • LVTTL Receiver and Eight Line Drivers Configured as an 8-Port M-LVDS Repeater—SN65MLVD128
  • 2 LVTTL Receivers and Eight Line Drivers Configured as Dual 4-Port M-LVDS Repeaters—SN65MLVD129
  • Drivers Meet or Exceed the M-LVDS Standard (TIA/EIA-899)
  • Low-Voltage Differential 30- Line Drivers for Data Rates¹ Up to 250 Mbps or Clock Frequencies Up to 125 MHz
  • Power Up/Down Glitch Free
  • Controlled Driver Output Voltage Transition Times for Improved Signal Quality
  • Bus Pins High Impedance When Disabled or VCC ≤ 1.5 V
  • Independent Enables for each Driver
  • Output-to-Ouput Skew tsk(o) ≤ 160 ps
       Part-to-Part Skew tsk(pp) ≤ 800 ps
  • Single 3.3-V Voltage Supply
  • Bus Pin ESD Protection Exceeds 9 kV
  • Packaged in 48-Pin TSSOP (DGG)
  • APPLICATIONS
    • AdvancedTCA™ (ATCA™) Clock Bus Driver
    • Clock Distribution
    • Data and Clock Repeating Over Backplanes and Cables
    • Cellular Base Stations
    • Central Office Switches
    • Network Switches and Routers

¹The data rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second).
AdvancedTCA and ATCA are trademarks of the PCI Industrial Computer Manufacturers Group.
  • LVTTL Receiver and Eight Line Drivers Configured as an 8-Port M-LVDS Repeater—SN65MLVD128
  • 2 LVTTL Receivers and Eight Line Drivers Configured as Dual 4-Port M-LVDS Repeaters—SN65MLVD129
  • Drivers Meet or Exceed the M-LVDS Standard (TIA/EIA-899)
  • Low-Voltage Differential 30- Line Drivers for Data Rates¹ Up to 250 Mbps or Clock Frequencies Up to 125 MHz
  • Power Up/Down Glitch Free
  • Controlled Driver Output Voltage Transition Times for Improved Signal Quality
  • Bus Pins High Impedance When Disabled or VCC ≤ 1.5 V
  • Independent Enables for each Driver
  • Output-to-Ouput Skew tsk(o) ≤ 160 ps
       Part-to-Part Skew tsk(pp) ≤ 800 ps
  • Single 3.3-V Voltage Supply
  • Bus Pin ESD Protection Exceeds 9 kV
  • Packaged in 48-Pin TSSOP (DGG)
  • APPLICATIONS
    • AdvancedTCA™ (ATCA™) Clock Bus Driver
    • Clock Distribution
    • Data and Clock Repeating Over Backplanes and Cables
    • Cellular Base Stations
    • Central Office Switches
    • Network Switches and Routers

¹The data rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second).
AdvancedTCA and ATCA are trademarks of the PCI Industrial Computer Manufacturers Group.

The SN65MLVD128 and SN65MLVD129 are LVTTL-to-M.LVDS translators/repeaters. Outputs comply with the M.LVDS standard (TIA/EIA-899) and are optimized for data rates up to 250 Mbps, and clock frequencies up to 125 MHz. The driver outputs have been designed to support multipoint buses presenting loads as low as 30 and incorporates controlled transition times for backbone operation.

M-LVDS compliant devices allow for 32 nodes on a common bus, providing a high-speed replacement for RS-485 devices when lower common-mode voltage range and lower output signaling levels are acceptable. The SN65MLVD128 and SN65MLVD129 provide separate driver enables, allowing for independent control of each output signal.

Intended applications for these devices include transmission of clock signals from a central clock module, as well as translation and buffering of data or control signals for transmission through a controlled impedance backplane or cable.

The SN65MLVD128 and SN65MLVD129 are LVTTL-to-M.LVDS translators/repeaters. Outputs comply with the M.LVDS standard (TIA/EIA-899) and are optimized for data rates up to 250 Mbps, and clock frequencies up to 125 MHz. The driver outputs have been designed to support multipoint buses presenting loads as low as 30 and incorporates controlled transition times for backbone operation.

M-LVDS compliant devices allow for 32 nodes on a common bus, providing a high-speed replacement for RS-485 devices when lower common-mode voltage range and lower output signaling levels are acceptable. The SN65MLVD128 and SN65MLVD129 provide separate driver enables, allowing for independent control of each output signal.

Intended applications for these devices include transmission of clock signals from a central clock module, as well as translation and buffering of data or control signals for transmission through a controlled impedance backplane or cable.
open-in-new Find other LVDS, M-LVDS & PECL ICs
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet SN65MLVD128/129 - 1:8 LVTTL to M-LVDS Repeater, Dual 1:4 LVTTL to M-LVDS Repeate datasheet 04 Sep 2003
Application note An Introduction to M-LVDS and Clock and Data Distribution Applications (Rev. C) PDF | HTML 22 Jun 2023
Application brief How Far, How Fast Can You Operate MLVDS? 06 Aug 2018
Application note SPI-Based Data Acquisition/Monitor Using the TLC2551 Serial ADC (Rev. A) 20 Nov 2001

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

SN65MLVD129 IBIS Model

SLLC207.ZIP (8 KB) - IBIS Model
Download
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
View options
Package Pins Download
TSSOP (DGG) 48 View options
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos