SN74AUP1G08-Q1 Automotive Catalog Low-Power Single 2-Input Positive-AND Gate | TI.com

SN74AUP1G08-Q1
This product has been released to the market and is available for purchase. For some products, newer alternatives may be available.
Automotive Catalog Low-Power Single 2-Input Positive-AND Gate

Automotive Catalog Low-Power Single 2-Input Positive-AND Gate - SN74AUP1G08-Q1
Datasheet
 

Description

The AUP family is TI’s premier solution to the low-power needs of the industry in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).

This single 2-input positive-AND gate performs the Boolean function: Y = A • B or Y = A\ + B\ in positive logic.

NanoStar package technology is a major breakthrough in integrated circuit (IC) packaging concepts, because it uses the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Features

  • AEC-Q100 Qualified with the Following Results:
    • Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
    • Device HBM ESD Classification Level H2
    • Device CDM ESD Classification Level C3B
  • Available in the Texas Instruments NanoStar Package
  • Low Static-Power Consumption:
    ICC = 0.9 µA Max
  • Low Dynamic-Power Consumption:
    Cpd = 4.3 pF Typ at 3.3 V
  • Low Input Capacitance: Ci = 1.5 pF Typ
  • Low Noise: Overshoot and Undershoot
    < 10% of VCC
  • Ioff Supports Partial-Power-Down Mode Operation
  • Schmitt-Trigger Action Allows Slow Input Transition and Better
    Switching Noise Immunity at the Input (Vhys = 250 mV, Typ at
    3.3 V)
  • Wide Operating VCC Range of 0.8 V to 3.6 V
  • Optimized for 3.3-V Operation
  • 3.6-V Input/Output (I/O) Tolerant to Support Mixed-Mode Signal Operation
  • tpd = 4.3 ns Max at 3.3 V
  • Suitable for Point-to-Point Applications
  • Latch-Up Performance Exceeds 100 mA Per JESD-78, Class II

NanoStar is a trademark of Texas Instruments.

Parametrics

Compare all products in AND gate Email Download to Excel
Part number Order Technology Family VCC (Min) (V) VCC (Max) (V) Channels (#) Inputs per channel IOL (Max) (mA) IOH (Max) (mA) Input type Output type Features Data rate (Max) (Mbps) Rating Operating temperature range (C) Package size: mm2:W x L (PKG) Package Group
SN74AUP1G08-Q1 Order now AUP     0.8     3.6     1     2     4     -4     Standard CMOS     Push-Pull     Partial Power Down (Ioff)
Over-Voltage Tolerant Inputs
Very High Speed (tpd 5-10ns)    
100     Automotive     -40 to 125     5SC70: 4 mm2: 2.1 x 2 (SC70 | 5)     SC70 | 5    
SN74AUP1G00 Order now AUP     0.8     3.6     1     1     4     -4     Standard CMOS     Push-Pull     Partial Power Down (Ioff)
Over-Voltage Tolerant Inputs
Very High Speed (tpd 5-10ns)    
100     Catalog     -40 to 85     6DSBGA: 1 mm2: 1.4 x 1 (DSBGA | 6)
5DSBGA: 2 mm2: 1.25 x 1.75 (DSBGA | 5)
5SC70: 4 mm2: 2.1 x 2 (SC70 | 5)
6SON: 1 mm2: 1 x 1 (SON | 6)
6SON: 1 mm2: 1 x 1.45 (SON | 6)
5SOT-23: 5 mm2: 1.6 x 2.9 (SOT-23 | 5)
5SOT-5X3: 3 mm2: 1.6 x 1.6 (SOT-5X3 | 5)
5X2SON: 1 mm2: .8 x .8 (X2SON | 5)    
DSBGA | 5
DSBGA | 6
SC70 | 5
SON | 6
SON | 6
SOT-23 | 5
SOT-5X3 | 5
X2SON | 5    
SN74AUP1G02 Order now AUP     0.8     3.6     1     2     4     -4     Standard CMOS     Push-Pull     Partial Power Down (Ioff)
Over-Voltage Tolerant Inputs
Very High Speed (tpd 5-10ns)    
100     Catalog     -40 to 85     6DSBGA: 1 mm2: 1.4 x 1 (DSBGA | 6)
5SC70: 4 mm2: 2.1 x 2 (SC70 | 5)
6SON: 1 mm2: 1 x 1 (SON | 6)
6SON: 1 mm2: 1 x 1.45 (SON | 6)
5SOT-23: 5 mm2: 1.6 x 2.9 (SOT-23 | 5)
5SOT-5X3: 3 mm2: 1.6 x 1.6 (SOT-5X3 | 5)
5X2SON: 1 mm2: .8 x .8 (X2SON | 5)    
DSBGA | 6
SC70 | 5
SON | 6
SON | 6
SOT-23 | 5
SOT-5X3 | 5
X2SON | 5    
SN74AUP1G04 Order now AUP     0.8     3.6     1       4     -4     Standard CMOS     Push-Pull     Balanced outputs
Very high speed (tpd 5-10ns)
Partial power down (Ioff)
Over-voltage tolerant inputs    
  Catalog     -40 to 85     See datasheet (DSBGA)
5SC70: 4 mm2: 2.1 x 2 (SC70 | 5)
6SON: 1 mm2: 1 x 1 (SON | 6)
6SON: 1 mm2: 1 x 1.45 (SON | 6)
5SOT-23: 5 mm2: 1.6 x 2.9 (SOT-23 | 5)
5SOT-5X3: 3 mm2: 1.6 x 1.6 (SOT-5X3 | 5)
5X2SON: 1 mm2: .8 x .8 (X2SON | 5)    
DSBGA | 4
SC70 | 5
SON | 6
SON | 6
SOT-23 | 5
SOT-5X3 | 5
X2SON | 5    
SN74AUP1G07 Order now AUP     0.8     3.6     1       4     0     Standard CMOS     Open-Drain     Very high speed (tpd 5-10ns)
Partial power down (Ioff)
Over-voltage tolerant inputs    
  Catalog     -40 to 85     See datasheet (DSBGA)
5DSBGA: 2 mm2: 1.25 x 1.75 (DSBGA | 5)