SN74AVC16T245 16-Bit Dual-Supply Bus Transceiver with Configurable Voltage-Level Shifting and 3-State Outputs | TI.com

SN74AVC16T245 (ACTIVE)

16-Bit Dual-Supply Bus Transceiver with Configurable Voltage-Level Shifting and 3-State Outputs

 

Description

This 16-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74AVC16T245 device is optimized to operate with VCCA/VCCB set at 1.4 V to 3.6 V. The device is operational with VCCA/VCCB as low as 1.2 V. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVC16T245 device is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the outputs so the buses effectively are isolated.

The SN74AVC16T245 control pins (1DIR, 2DIR, 1OE, and 2OE) are supplied by VCCA.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The VCC isolation feature ensures that if either VCC input is at GND, both ports are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to VCCA through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Features

  • Control Inputs VIH/VIL Levels Are Referenced to VCCA Voltage
  • VCC Isolation Feature – If Either VCC Input Is at GND, Both Ports Are in the High-Impedance State
  • Overvoltage-Tolerant Inputs and Outputs Allow Mixed-Voltage-Mode Data Communications
  • Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2 V to 3.6 V Power-Supply Range
  • Ioff Supports Partial-Power-Down Mode Operation
  • I/Os Are 4.6 V Tolerant
  • Maximum Data Rates
    • 380 Mbps (1.8 V to 3.3 V Level-Shifting)
    • 200 Mbps (<1.8 V to 3.3 V Level-Shifting)
    • 200 Mbps (Level-Shifting to 2.5 V or 1.8 V)
    • 150 Mbps (Level-Shifting to 1.5 V)
    • 100 Mbps (Level-Shifting to 1.2 V)
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 8000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

Parametrics

Compare all products in Direction controlled voltage translation Email Download to Excel
Part number Order Technology Family Application Bits (#) High input voltage (Min) (Vih) High input voltage (Max) (Vih) Output voltage (Min) (V) Output voltage (Max) (V) IOH (Max) (mA) IOL (Max) (mA) Package Group Rating
SN74AVC16T245 Order now AVC     SPI
UART
JTAG
I2S    
16     0.78     3.6     1.2     3.6     -12     12     BGA MICROSTAR JUNIOR | 56
TSSOP | 48
TVSOP | 48    
Catalog    
SN74AVC16T245-Q1 Order now AVC     SPI
UART
JTAG
I2S    
16     0.78     3.6     1.2     3.6     -12     12     TVSOP | 48     Automotive    
SN74AVCH16T245 Order now AVC     RGMII
SPI
UART
JTAG
I2S    
16     1     3.6     1.2     3.6     -12     12     BGA MICROSTAR JUNIOR | 56
TSSOP | 48
TVSOP | 48    
Catalog    
SN74LVCH16T245 Order now LVC     RGMII
SPI
JTAG
UART    
16     1.08     5.5     1.65     5.5     -32     32     BGA MICROSTAR JUNIOR | 56
SSOP | 48
TSSOP | 48
TVSOP | 48    
Catalog