3- to 5.5-V dual channel 1Mbps RS-232 line driver/receiver with +/-15-kV ESD protection

Product details

Drivers per package 2 Receivers per package 2 Logic voltage (min) (V) 3.3 Data rate (max) (Mbps) 1 Main supply voltage (nom) (V) 3.3, 5 Features Powerdown ESD HBM (kV) 15 Rating Catalog Operating temperature range (°C) 0 to 70 Vout (typ) (V) 5.4
Drivers per package 2 Receivers per package 2 Logic voltage (min) (V) 3.3 Data rate (max) (Mbps) 1 Main supply voltage (nom) (V) 3.3, 5 Features Powerdown ESD HBM (kV) 15 Rating Catalog Operating temperature range (°C) 0 to 70 Vout (typ) (V) 5.4
SOIC (DW) 20 131.84 mm² 12.8 x 10.3 TSSOP (PW) 20 41.6 mm² 6.5 x 6.4
  • Operates With 3-V to 5.5-V VCC Supply
  • Operates up to 1 Mbit/s
  • Low Standby Current ...1 µA Typical
  • External Capacitors ...4 × 0.1 µF
  • Accepts 5-V Logic Input With 3.3-V Supply
  • RS-232 Bus-Pin ESD Protection Exceeds ±15 kV Using Human-Body Model (HBM)
  • Applications
    • Battery-Powered Systems, PDAs, Notebooks, Laptops, Palmtop PCs, and Hand-Held Equipment

  • Operates With 3-V to 5.5-V VCC Supply
  • Operates up to 1 Mbit/s
  • Low Standby Current ...1 µA Typical
  • External Capacitors ...4 × 0.1 µF
  • Accepts 5-V Logic Input With 3.3-V Supply
  • RS-232 Bus-Pin ESD Protection Exceeds ±15 kV Using Human-Body Model (HBM)
  • Applications
    • Battery-Powered Systems, PDAs, Notebooks, Laptops, Palmtop PCs, and Hand-Held Equipment

The SN65C3222 and SN75C3222 consist of two line drivers, two line receivers, and a dual charge-pump circuit with ±15-kV ESD protection pin to pin (serial-port connection pins, including GND). The devices provide the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The devices operate at data signaling rates up to 1 Mbit/s and a driver output slew rate of 24 V/µs to 150 V/µs.

The SN65C3222 and SN75C3222 can be placed in the power-down mode by setting PWRDOWN\ low, which draws only 1 µA from the power supply. When the devices are powered down, the receivers remain active while the drivers are placed in the high-impedance state. Also, during power down, the onboard charge pump is disabled, V+ is lowered to VCC, and V– is raised toward GND. Receiver outputs also can be placed in the high-impedance state by setting EN\ high.

The SN65C3222 and SN75C3222 consist of two line drivers, two line receivers, and a dual charge-pump circuit with ±15-kV ESD protection pin to pin (serial-port connection pins, including GND). The devices provide the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The devices operate at data signaling rates up to 1 Mbit/s and a driver output slew rate of 24 V/µs to 150 V/µs.

The SN65C3222 and SN75C3222 can be placed in the power-down mode by setting PWRDOWN\ low, which draws only 1 µA from the power supply. When the devices are powered down, the receivers remain active while the drivers are placed in the high-impedance state. Also, during power down, the onboard charge pump is disabled, V+ is lowered to VCC, and V– is raised toward GND. Receiver outputs also can be placed in the high-impedance state by setting EN\ high.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet 3-V to 5.5-V Multichannel RS-232 Compatible Line Driver/Receiver datasheet (Rev. B) 19 Oct 2004

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
SOIC (DW) 20 View options
TSSOP (PW) 20 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos