The F28035 Piccolo™ family of microcontrollers provides the power of the C28x core and Control Law Accelerator (CLA) coupled with highly integrated control peripherals in low pin-count devices. This family is code-compatible with previous C28x-based code, and also provides a high level of analog integration.
An internal voltage regulator allows for single-rail operation. Enhancements have been made to the HRPWM to allow for dual-edge control (frequency modulation). Analog comparators with internal 10-bit references have been added and can be routed directly to control the PWM outputs. The ADC converts from 0 to 3.3-V fixed full-scale range and supports ratio-metric VREFHI/VREFLO references. The ADC interface has been optimized for low overhead and latency.
All trademarks are the property of their respective owners.
|Part number||Order||Features||CPU||Total processing (MIPS)||Frequency (MHz)||Flash (KB)||RAM (KB)||ADC resolution||ADC (Ch)||Comparators (#)||Sigma-delta filter||PWM (Ch)||High-resolution PWM (ch)||QEP||I2C||SPI||CAN (#)||UART (SCI)||USB||Operating temperature range (C)||Analog-to-digital converter (ADC)||CAP||Frequency per CLA (MHz)||GPIO||Package size: mm2:W x L (PKG)||Processing accelerators||PWM technology type|
||AEC Q100||C28x,CLA||120||60||128||20||12-bit||16||3||14||7||1||1||2||1||-55 to 125||ADC12: 2-S/H, 4.6-MSPS||1||60||45||80LQFP: 196 mm2: 14 x 14 (LQFP | 80)||Type 1|
|SM320F2812-EP||Samples not available||
External Interface (XINTF)
Single Zone Code Security
32-bit CPU Timers
|C28x||150||150||256||36||12-bit||16||0||16||0||2||0||1||1||2||0||-55 to 125||ADC12: 2-S/H, 12.5-MSPS||6||0||56||176LQFP: 676 mm2: 26 x 26 (LQFP | 176)||EV|